5秒后页面跳转
HY5V52LFP-S PDF预览

HY5V52LFP-S

更新时间: 2024-01-26 16:39:23
品牌 Logo 应用领域
海力士 - HYNIX 动态存储器
页数 文件大小 规格书
13页 332K
描述
4Banks x 2M x 32bits Synchronous DRAM

HY5V52LFP-S 数据手册

 浏览型号HY5V52LFP-S的Datasheet PDF文件第1页浏览型号HY5V52LFP-S的Datasheet PDF文件第2页浏览型号HY5V52LFP-S的Datasheet PDF文件第3页浏览型号HY5V52LFP-S的Datasheet PDF文件第5页浏览型号HY5V52LFP-S的Datasheet PDF文件第6页浏览型号HY5V52LFP-S的Datasheet PDF文件第7页 
Preliminary  
HY5V52(L)F(P) Series  
4Banks x 2M x 32bits Synchronous DRAM  
Ball FUNCTION DESCRIPTIONS  
SYMBOL  
Ball NAME  
Clock  
TYPE  
DESCRIPTION  
The system clock input. All other inputs are registered to the SDRAM on  
the rising edge of CLK.  
CLK  
INPUT  
Controls internal clock signal and when deactivated, the SDRAM will be  
one of the states among power down, suspend or self refresh  
CKE  
Clock Enable  
Chip Select  
INPUT  
CS  
INPUT Enables or disables all inputs except CLK, CKE and DQM  
Selects bank to be activated during RAS activity  
INPUT  
BA0, BA1  
Bank Address  
Selects bank to be read/written during CAS activity  
Row Address : RA0 ~ RA11, Column Address : CA0 ~ CA8  
Auto-precharge flag : A10  
A0 ~ A11  
Address  
INPUT  
Row Address  
Strobe,  
Column Address  
Strobe, Write  
Enable  
RAS, CAS,  
WE  
RAS, CAS and WE define the operation  
INPUT  
Refer function truth table for details  
Data Input/Output  
Mask  
Controls output buffers in read mode and masks input data in write  
mode  
DQM0~3  
I/O  
DQ0 ~  
DQ31  
Data Input/Output  
No Connection  
SUPPLY Multiplexed data input / output pin  
NC  
-
No Connection  
Rev. 0.1 / June. 2004  
4

与HY5V52LFP-S相关器件

型号 品牌 获取价格 描述 数据表
HY5V52LF-S HYNIX

获取价格

4Banks x 2M x 32bits Synchronous DRAM
HY5V56BF ETC

获取价格

16Mx16|3.3V|8K|H|SDR SDRAM - 256M
HY5V56BF-8 HYNIX

获取价格

Synchronous DRAM, 16MX16, 6ns, CMOS, PBGA54, 13.50 X 8 MM, 0.80 MM PITCH, FBGA-54
HY5V56BF-HI HYNIX

获取价格

Synchronous DRAM, 16MX16, 5.4ns, CMOS, PBGA54, 13.50 X 8 MM, 0.80 MM PITCH, FBGA-54
HY5V56BF-I ETC

获取价格

16Mx16|3.3V|8K|H/8/P/S|SDR SDRAM - 256M
HY5V56BF-P HYNIX

获取价格

Synchronous DRAM, 16MX16, 6ns, CMOS, PBGA54, 13.50 X 8 MM, 0.80 MM PITCH, FBGA-54
HY5V56BF-PI HYNIX

获取价格

Synchronous DRAM, 16MX16, 6ns, CMOS, PBGA54, 13.50 X 8 MM, 0.80 MM PITCH, FBGA-54
HY5V56BF-S HYNIX

获取价格

Synchronous DRAM, 16MX16, 6ns, CMOS, PBGA54, 13.50 X 8 MM, 0.80 MM PITCH, FBGA-54
HY5V56BF-SI HYNIX

获取价格

Synchronous DRAM, 16MX16, 6ns, CMOS, PBGA54, 13.50 X 8 MM, 0.80 MM PITCH, FBGA-54
HY5V56BLF-8I HYNIX

获取价格

Synchronous DRAM, 16MX16, 6ns, CMOS, PBGA54, 13.50 X 8 MM, 0.80 MM PITCH, FBGA-54