5秒后页面跳转
HMS25632M8B-17 PDF预览

HMS25632M8B-17

更新时间: 2022-04-23 23:00:11
品牌 Logo 应用领域
HANBIT 静态存储器
页数 文件大小 规格书
9页 233K
描述
SRAM MODULE 1Mbyte (256K x 32-Bit) , 72-Pin

HMS25632M8B-17 数据手册

 浏览型号HMS25632M8B-17的Datasheet PDF文件第3页浏览型号HMS25632M8B-17的Datasheet PDF文件第4页浏览型号HMS25632M8B-17的Datasheet PDF文件第5页浏览型号HMS25632M8B-17的Datasheet PDF文件第6页浏览型号HMS25632M8B-17的Datasheet PDF文件第8页浏览型号HMS25632M8B-17的Datasheet PDF文件第9页 
HANBit  
HMS25632M8B/Z8B  
(/OE Low Fixed )  
TIMING WAVEFORM OF WRITE CYCLE  
tWC  
Address  
tAW  
tWR(5)  
tCW(3)  
/CE  
tAS(4)  
tOH  
tWP(2)  
/WE  
tDW  
tDH  
High-Z  
Data In  
tWHZ(6,7)  
tOW  
(10)  
(9)  
High-Z(8)  
Data Out  
(Write Cycle)  
Notes  
1. All write cycle timing is referenced from the last valid address to the first transition address.  
2. A write occurs during the overlap of a low /CE and a low /WE. A write begins at the latest transition among  
/CE going low and /WE going low : A write ends at the earliest transition among /CE going high and /WE going high.  
tWP is measured from the beginning of write to the end of write.  
3. tCW is measured from the later of /CE going low to the end of write.  
4. tAS is measured from the address valid to the beginning of write.  
5. tWR is measured from the end of write to the address change. tWR applied in case a write ends as /CE, or /WE going high.  
6. If /OE,/CE and /WE are in the read mode during this period, the I/O pins are in the output low-Z state. Inputs of  
opposite phase of the output must not be applied because bus contention can occur.  
7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.  
8. If /CE goes low simultaneously with /WE going low or after /WE going low, the outputs remain high impedance state.  
9. DOUT is the read data of the new address.  
10. When /CE is low: I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be  
applied.  
FUNCTIONAL DESCRIPTION  
/CE  
H
/WE  
X*  
H
/OE  
X
MODE  
Not Select  
Output Disable  
Read  
I/O PIN  
High-Z  
High-Z  
DOUT  
SUPPLY CURRENT  
l SB, l SB1  
lCC  
L
H
L
H
L
lCC  
L
L
X
Write  
DIN  
lCC  
Note: X means Don't Care  
7
HANBit Electronics Co.,Ltd.  

与HMS25632M8B-17相关器件

型号 品牌 描述 获取价格 数据表
HMS25632M8B-20 HANBIT SRAM MODULE 1Mbyte (256K x 32-Bit) , 72-Pin

获取价格

HMS25632M8G HANBIT SRAM MODULE 1Mbyte (256K x 32-Bit)

获取价格

HMS25632M8G-10 HANBIT SRAM MODULE 1Mbyte (256K x 32-Bit)

获取价格

HMS25632M8G-12 HANBIT SRAM MODULE 1Mbyte (256K x 32-Bit)

获取价格

HMS25632M8G-15 HANBIT SRAM MODULE 1Mbyte (256K x 32-Bit)

获取价格

HMS25632M8G-17 HANBIT SRAM MODULE 1Mbyte (256K x 32-Bit)

获取价格