5秒后页面跳转
HMC832ALP6GETR PDF预览

HMC832ALP6GETR

更新时间: 2024-01-23 10:04:12
品牌 Logo 应用领域
亚德诺 - ADI 电信电信集成电路
页数 文件大小 规格书
49页 1148K
描述
Fractional-N PLL with Integrated VCO 25 MHz to 3000 MHz

HMC832ALP6GETR 技术参数

是否无铅: 含铅是否Rohs认证: 符合
生命周期:Active包装说明:HVQCCN,
针数:40Reach Compliance Code:compliant
风险等级:5.62JESD-30 代码:S-XQCC-N40
JESD-609代码:e3长度:6 mm
湿度敏感等级:1功能数量:1
端子数量:40最高工作温度:85 °C
最低工作温度:-40 °C封装主体材料:UNSPECIFIED
封装代码:HVQCCN封装形状:SQUARE
封装形式:CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE峰值回流温度(摄氏度):260
座面最大高度:0.9 mm标称供电电压:3.3 V
表面贴装:YES电信集成电路类型:RF AND BASEBAND CIRCUIT
温度等级:INDUSTRIAL端子面层:Tin (Sn)
端子形式:NO LEAD端子节距:0.5 mm
端子位置:QUAD处于峰值回流温度下的最长时间:30
宽度:6 mmBase Number Matches:1

HMC832ALP6GETR 数据手册

 浏览型号HMC832ALP6GETR的Datasheet PDF文件第1页浏览型号HMC832ALP6GETR的Datasheet PDF文件第2页浏览型号HMC832ALP6GETR的Datasheet PDF文件第3页浏览型号HMC832ALP6GETR的Datasheet PDF文件第5页浏览型号HMC832ALP6GETR的Datasheet PDF文件第6页浏览型号HMC832ALP6GETR的Datasheet PDF文件第7页 
Data Sheet  
HMC832A  
SPECIFICATIONS  
VPPCP, VDDLS, VCC1, VCC2, RVDD, AVDD, DVDD, VCCPD, VCCHF, VCCPS = 3.3 V minimum and maximum specified across the  
temperature range of −40°C to +85°C.  
Table 1.  
Parameter  
Test Conditions/Comments  
Min  
Typ  
Max  
Unit  
RF OUTPUT CHARACTERISTICS  
Output Frequency  
VCO Frequency at PLL Input  
RF Output Frequency at fVCO  
OUTPUT POWER  
25  
1500  
1500  
3000  
3000  
3000  
MHz  
MHz  
MHz  
RF Output Power  
Across all frequencies (see Figure 25), high  
performance mode (VCO_REG 0x03[1:0] = 3d)  
Maximum gain setting (VCO_REG 0x07[3:0] =  
0xB), single-ended  
Gain Setting 6 (VCO_REG 0x07[3:0] = 6d),  
differential  
7
dBm  
dBm  
dB  
2
Output Power Control Range  
HARMONICS FOR FUNDAMENTAL MODE  
fO Mode at 2 GHz  
fO/2 Mode at 2 GHz/2 = 1 GHz  
fO/30 Mode at 3 GHz/30 = 100 MHz  
fO/62 Mode at 1550 MHz/62 = 25 MHz  
VCO OUTPUT DIVIDER  
1 dB steps  
12  
Second/third/fourth harmonics  
Second/third/fourth harmonics  
Second/third/fourth harmonics  
Second/third/fourth harmonics  
−20/−29/−45  
−26/−10/−34  
−33/−10/−40  
−40/−6/−43  
dBc  
dBc  
dBc  
dBc  
VCO RF Divider Range  
1, 2, 4, 6, 8, … 62  
1
62  
PLL RF DIVIDER CHARACTERISTICS  
19-Bit N-Divider Range (Integer)  
19-Bit N-Divider Range (Fractional)  
Maximum = 219 − 1  
Fractional nominal divide ratio varies ( 4)  
dynamically maximum  
16  
20  
524,287  
524,283  
REFERENCE (XREFP PIN) INPUT  
CHARACTERISTICS  
Maximum XREFP Input Frequency  
XREFP Input Level  
350  
+12  
5
MHz  
dBm  
pF  
AC-coupled1  
−6  
1
XREFP Input Capacitance  
14-Bit R-Divider Range  
PHASE DETECTOR (PD)2  
PD Frequency Fractional Mode3  
PD Frequency Integer Mode  
CHARGE PUMP  
16,383  
DC  
DC  
100  
100  
MHz  
MHz  
Output Current  
Charge Pump Gain Step Size  
0.02  
2.54  
mA  
µA  
20  
PD/Charge Pump Single Sideband (SSB)  
Phase Noise  
50 MHz reference, input referred  
1 kHz  
10 kHz  
100 kHz  
−143  
−150  
−152  
dBc/Hz  
dBc/Hz  
dBc/Hz  
Add 2 dB for fractional mode  
Add 3 dB for fractional mode  
1.8 V and 3.3 V modes  
LOGIC INPUTS  
Input Voltage  
Low (VIL)  
High (VIH)  
SCK Clock Frequency Rate  
0.75  
50  
V
V
MHz  
1.15  
6
Rev. B | Page 3 of 48  
 
 

与HMC832ALP6GETR相关器件

型号 品牌 描述 获取价格 数据表
HMC832LP6GE ADI 暂无描述

获取价格

HMC832LP6GE HITTITE Fractional-N PLL with Integrated VCO 25 MHz to 3000 MHz

获取价格

HMC832LP6GETR ADI Wideband PLL+VCO (3.3V), 25 - 3000 MHz

获取价格

HMC832LP6GETR HITTITE PLL/Frequency Synthesis Circuit,

获取价格

HMC833LP6GE HITTITE Built in Digital Self Test

获取价格

HMC833LP6GE ADI Fractional-N PLL with Integrated VCO, 25 - 6000 MHz

获取价格