Product overview
-
Encryption for instructions and data stored in the Flash, preventing the damage caused by physical
attacks
◦
4-Kbyte SRAM
●
●
Clock
◦
◦
◦
High-speed external clock (HSE): 4 MHz to 32 MHz
High-speed internal clock (HSI): 56 MHz (HSI56)/14 MHz (HSI14)/8 MHz (HSI)
GPIO external input clock: 56 MHz (maximum value)
Reset
◦
◦
◦
◦
◦
◦
External reset on NRST pin
Window watchdog reset (WWDG reset)
Software reset (SW Reset)
Power reset (POR/PDR)
Low-power management reset
Option byte loading reset (OBL reset)
●
●
GPIO
◦
Up to 28 GPIOs
Data communication interface
◦
◦
1 × USART
-
-
RX/TX pins switchable by using software
Wakes up the MCU from Stop mode when receiving data
1 × I2C
-
-
Transmission rate at 1 Mbit/s, 400 Kbit/s, 100 Kbit/s
Wakes up the MCU from Stop mode when receiving data
●
Timer
1 × 16-bit advanced timer: TIM1
◦
-
With the break function and four PWM outputs, three of which have complementary PWM
outputs with programmable inserted dead-times
●
●
Four configurable logic units (CLUs)
◦
◦
Each CLU has pins directly connected with the internal logic that can trigger multiple on-chip resources.
Supports different combinations of logical functions.
On-chip analog circuitry
◦
1 × 12-bit SAR ADC (up to 10 analog input channels)
-
-
-
Maximum frequency: 1 MSPS (12-bit)
Supports the differential pair input
Supports automatic continuous conversion and scan conversion
◦
◦
Internal reference voltage
Temperature sensor
-
The analog output is connected to an independent ADC channel.
◦
2 × 12-bit DACs
Copyright © 2023 Shenzhen Hangshun Chip Technology R&D Co., Ltd.
3