5秒后页面跳转
捷配首页

Datasheet > 暂无类别数据> HI-1579PSM
HI-1579PSM PDF预览

HI-1579PSM

更新时间： 2024-02-07 16:17:09
品牌 Logo 应用领域
HOLTIC 网络接口电信集成电路电信电路光电二极管
页数 文件大小 规格书
10页 82K
描述
3.3V Monolithic Dual Transceivers

阅读下载

获取价格

HI-1579PSM 技术参数

是否Rohs认证： 符合生命周期：Active
包装说明：HSOP,Reach Compliance Code：compliant
HTS代码：8542.39.00.01风险等级：5.72
JESD-30 代码：R-PDSO-G20JESD-609代码：e3
长度：12.8 mm功能数量：1
端子数量：20最高工作温度：125 °C
最低工作温度：-55 °C封装主体材料：PLASTIC/EPOXY
封装代码：HSOP封装形状：RECTANGULAR
封装形式：SMALL OUTLINE, HEAT SINK/SLUG峰值回流温度（摄氏度）：NOT SPECIFIED
座面最大高度：2.612 mm标称供电电压：3.3 V
表面贴装：YES技术：CMOS
电信集成电路类型：MIL-STD-1553 DATA BUS TRANSCEIVER温度等级：MILITARY
端子面层：Matte Tin (Sn)端子形式：GULL WING
端子节距：1.27 mm端子位置：DUAL
处于峰值回流温度下的最长时间：NOT SPECIFIED宽度：7.5 mm
Base Number Matches：1

HI-1579PSM 数据手册

 浏览型号HI-1579PSM的Datasheet PDF文件第1页浏览型号HI-1579PSM的Datasheet PDF文件第3页浏览型号HI-1579PSM的Datasheet PDF文件第4页浏览型号HI-1579PSM的Datasheet PDF文件第5页浏览型号HI-1579PSM的Datasheet PDF文件第6页浏览型号HI-1579PSM的Datasheet PDF文件第7页 
HI-1579, HI-1581  
PIN DESCRIPTIONS  
PIN  
(DIP & SOIC)  
SYMBOL FUNCTION  
DESCRIPTION  
1
2
VDDA  
BUSA  
BUSA  
RXENA  
GNDA  
VDDB  
BUSB  
BUSB  
RXENB  
GNDB  
RXB  
power supply  
analog output  
analog output  
digital input  
power supply  
power supply  
analog output  
analog output  
digital input  
power supply  
digital output  
digital output  
digital input  
digital input  
digital input  
digital output  
digital output  
digital input  
digital input  
digital input  
+3.3 volt power for transceiver A  
MIL-STD-1533 bus driver A, positive signal  
MIL-STD-1553 bus driver A, negative signal  
Receiver A enable. If low, forces RXA and RXA low  
Ground for transceiver A  
3
4
5
6
+3.3 volt power for transceiver B  
7
MIL-STD-1533 bus driver B, positive signal  
MIL-STD-1553 bus driver B, negative signal  
Receiver B enable. If low, forces RXB and RXB low  
Ground for transceiver B  
8
9
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
Receiver B output, inverted  
RXB  
Receiver B output, non-inverted  
TXINHB  
TXB  
Transmit inhibit, bus B. If high BUSB, BUSB disabled  
Transmitter B digital data input, non-inverted  
Transmitter B digital data input, inverted  
Receiver A output, inverted  
TXB  
RXA  
RXA  
Receiver A output, non-inverted  
TXINHA  
TXA  
Transmit inhibit, bus A. If high BUSA, BUSA disabled  
Transmitter A digital data input, non-inverted  
Transmitter A digital data input, inverted  
TXA  
FUNCTIONAL DESCRIPTION  
RECEIVER  
The HI-1579 family of dual data bus transceivers contains  
differential voltage source drivers and differential receiv-  
ers. It is intended for applications using a MIL-STD-1553  
A/B data bus. The device produces a trapezoidal output  
waveform during transmission.  
The receiver accepts bi-phase differential data from the  
MIL-STD-1553 bus through the same direct or transformer  
coupled interface as the transmitter. The receiver’s differ-  
ential input stage drives a filter and threshold comparator  
that produces CMOS data at the RXA/B and RXA/B output  
pins. When the MIL-STD-1553 bus is idle and RXENA or  
RXENB are high, RXA/B will be logic “0” on HI-1579 and  
logic “1” on HI-1581.  
TRANSMITTER  
Data input to the device’s transmitter section is from the  
complementary CMOS inputs TXA/B and TXA/B. The  
transmitter accepts Manchester II bi-phase data and con-  
verts it to differential voltages on BUSA/B and BUSA/B.  
The transceiver outputs are either direct or transformer  
coupled to the MIL-STD-1553 data bus. Both coupling  
methods produce a nominal voltage on the bus of 7.5 volts  
peak to peak.  
Each set of receiver outputs can also be independently  
forced to the bus idle state (logic "0” on HI-1579 or logic “1”  
on HI-1581) by setting RXENAor RXENB low.  
MIL-STD-1553 BUS INTERFACE  
A direct coupled interface (see Figure 2) uses a 1:2.5 ratio  
isolation transformer and two 55 ohm isolation resistors  
between the transformer and the bus.  
The transmitter is automatically inhibited and placed in the  
high impedance state when both TXA/B and TXA/B are ei-  
ther at a logic “1” or logic “0” simultaneously. A logic “1” ap-  
plied to the TXINHA/B input will force the transmitter to the  
high impedance state, regardless of the state of TXA/B and  
TXA/B.  
In a transformer coupled interface (see Figure 3), the  
transceiver is also connected to a 1:2.5 isolation  
transformer which in turn is connected to a 1:1.4 coupling  
transformer. The transformer coupled method also  
requires two coupling resistors equal to 75% of the bus  
characteristic impedance (Zo) between the coupling  
transformer and the bus.  
HOLT INTEGRATED CIRCUITS  
2
1234567...10

下载PDF

与HI-1579PSM相关器件

型号 品牌 描述 获取价格 数据表
HI-1579PSMF HOLTIC 3.3V Monolithic Dual Transceivers

获取价格
HI-1579PSMF-TR HOLTIC MIL-STD-1553 Data Bus Transceiver, CMOS, PDSO20, ESOIC-20

获取价格
HI-1579PSM-TR HOLTIC MIL-STD-1553 Data Bus Transceiver, CMOS, PDSO20, ESOIC-20

获取价格
HI-1579PST HOLTIC 3.3V Monolithic Dual Transceivers

获取价格
HI-1579PSTF HOLTIC 3.3V Monolithic Dual Transceivers

获取价格
HI-1579PSTF-TR HOLTIC MIL-STD-1553 Data Bus Transceiver, CMOS, PDSO20, ESOIC-20

获取价格

与HI-1579PSM相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证