6
-2
1 x 10
the worst-case jitter contribution
that the transceivers are allowed
to make to the overall system
jitter without violating the Annex
E allocation example. In practice,
the typical contribution of the
Agilent transceiver is well below
the maximum amount.
Board Layout–Decoupling
Circuit and Ground Planes
-3
-4
1 x 10
CENTER OF
SYMBOL
It is important to take care in the
layout of your circuit board to
achieve optimum performance
from these transceivers. Figure 7
provides a good example of
schematics for decoupling
circuits that work well with this
product. It is further recom-
mended that a contiguous ground
plane be provided in the circuit
board directly under the
transceiver to provide a low
inductance ground for signal
return current. This recommenda-
tion is in keeping with good high
frequency board layout practices.
1 x 10
-5
-6
1 x 10
1 x 10
-7
-8
1 x 10
1 x 10
-10
2.5 x 10
1 x 10
1 x 10
-11
-12
Recommended Handling
Precautions
-6
-4
-2
0
2
4
RELATIVE INPUT OPTICAL POWER – dB
It is advised that normal static
precautions be taken in the
handling and assembly of these
transceivers to prevent damage
which may be induced by
electrostatic discharge (ESD).
The HFBR-511X Series meets
MIL-STD-883C Method 3015.4
Class 2.
CONDITIONS:
1. 125 MBd
2. PRBS 2 -1
7
3. CENTER OF SYMBOL SAMPLING.
4. T = 25° C
A
5. V
= 5 V
CC
dc
6. INPUT OPTICAL RISE/FALL TIMES = 1.0/2.1 ns.
Figure 6. Bit Error Rate vs. Relative
Receiver Input Optical Power.
Board Layout–Hole Pattern
Transceiver Jitter
Performance
The hole pattern shown in Figure
8 for the 2x11 package style
complies with the pin sizes
specified by the multisource
agreement. Hole patterns are also
provided for the Standard and
Narrow 1x13 package styles.
These drawings can be used as a
guide in the mechanical layout of
your circuit board.
Care should be taken to avoid
shorting the receiver Data or
Signal Detect outputs directly to
ground without proper current-
limiting impedance.
The Agilent 1300 nm transceivers
are designed to operate per the
system jitter allocations stated in
Table E1 of Annex E of the FDDI
PMD standard.
Solder and Wash Process
Compatibility
The Agilent 1300 nm transmitters
will tolerate the worst-case input
electrical jitter allowed in the
table without violating the worst-
case output optical jitter
requirement of Sections 8.1
Active Output Interface of the
FDDI PMD standard.
Each transceiver is delivered with
a protective port plug inserted
into the MIC receptacle. This port
process plug protects the optical
subassembly during wave solder
and aqueous wash processing and
acts as a dust cover during
shipping. The port process plugs
have been tested up to and found
to withstand 110 psi and 190°F.
Board Layout–Art Work
The Applications Engineering
group has developed Gerber file
artwork for various fiber optic
transceiver layouts. Contact your
local Agilent sales representative
for details.
The Agilent 1300 nm receivers
will tolerate the worst-case input
optical jitter allowed in Section
8.2 Active Input Interface of the
FDDI PMD standard without
violating the worst-case output
electrical jitter allowed in the
Table E1 of the Annex E.
Regulatory Compliance
These transceivers are
compatible with either industry
standard wave- or hand-solder
processes.
These transceiver products are
intended to enable commercial
system designers to develop
equipment that complies with the
various international regulations
governing certification of Infor-
mation Technology Equipment.
See Table 1 for details. Additional
information is available from your
Agilent sales representative.
Shipping Container
Each transceiver is packaged in a
shipping container designed to
protect it from mechanical and
ESD damage during shipment or
storage.
The jitter specifications stated in
the following 1300 nm trans-
ceiver specification table are
derived from the values in Table
E1 of Annex E. They represent
5秒后页面跳转
压敏电阻器在直流电路中的过压保护应用探讨
电感耐压值及其与电感大小的关系
CNY17F光耦合器：特性、应用、封装、引脚功能及替换型号解析
DS1307资料解析：特性、引脚说明、替代推荐
微信公众号
抖音公众号
浙公网安备 33010502006866号 浙ICP备10014259号-119
营业执照ICP证
技术参数
数据手册
如果您发现信息不准确，
