Datasheet > HEF4046BTD-T

HEF4046BTD-T

更新时间： 2024-02-23 06:53:54

品牌	Logo	应用领域
恩智浦 - NXP		光电二极管
页数	文件大小	规格书
15页	408K
描述
IC PHASE LOCKED LOOP, PDSO16, PLL or Frequency Synthesis Circuit

阅读下载

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

HEF4046BTD-T 技术参数

是否Rohs认证：	符合	生命周期：	Transferred
包装说明：	SOP, SOP16,.25	Reach Compliance Code：	unknown
风险等级：	5.7	JESD-30 代码：	R-PDSO-G16
湿度敏感等级：	1	端子数量：	16
最高工作温度：	85 °C	最低工作温度：	-40 °C
封装主体材料：	PLASTIC/EPOXY	封装代码：	SOP
封装等效代码：	SOP16,.25	封装形状：	RECTANGULAR
封装形式：	SMALL OUTLINE	电源：	5/15 V
认证状态：	Not Qualified	子类别：	PLL or Frequency Synthesis Circuits
表面贴装：	YES	技术：	CMOS
温度等级：	INDUSTRIAL	端子形式：	GULL WING
端子节距：	1.27 mm	端子位置：	DUAL
Base Number Matches：	1

HEF4046BTD-T 数据手册

Philips Semiconductors

Product speciﬁcation

HEF4046B

MSI

Phase-locked loop

DESIGN INFORMATION

CHARACTERISTIC

USING PHASE COMPARATOR 1

USING PHASE COMPARATOR 2

No signal on SIGN_IN

VCO in PLL system adjusts

to centre frequency (f_o)

VCO in PLL system adjusts to min.

frequency (f_min

)

Phase angle between

SIGN_INand COMP_IN

90° at centre frequency (f_o),

approaching 0° and 180° at

ends of lock range (2 f_L)

always 0° in lock

(positive-going edges)

Locks on harmonics of

centre frequency

yes

Signal input noise

rejection

high

low

Lock frequency

range (2 f_L)

the frequency range of the input signal on which the loop will stay locked if it was

initially in lock; 2 f_L= full VCO frequency range = f_max− f_min

Capture frequency

range (2 f_C)

the frequency range of the input signal on which the loop will lock if it was initially

out of lock

depends on low-pass

f_C= f_L

ﬁlter characteristics; f_C< f_L

Centre frequency (f_o)

the frequency of the VCO when VCO_INat ¹⁄₂V_DD

VCO component selection

Recommended range for R1 and R2: 10 kΩ to 1 MΩ; for C1: 50 pF to any practical value.

1. VCO without frequency offset (R2 = ∞).

a) Given f_o: use f_owith Fig.7 to determine R1 and C1.

b) Given f_max: calculate f_ofrom f_o= ¹⁄₂f_max; use f_owith Fig.7 to determine R1 and C1.

2. VCO with frequency offset.

a) Given f_oand f_L: calculate f_minfrom the equation f_min= f_o− f_L; use f_minwith Fig.8 to determine R2 and C1; calculate

f _o+ f _L

--^m-----^a--^x-

--------------

--^m-----^a--^x-

from the equation

; use

with Fig. 9 to determine the ratio R2/R1 to obtain R1.

f_min

f _o– f _L

f_min

b) Given f_minand f_max: use f_minwith Fig.8 to determine R2 and C1; calculate

--^m-----^a--^x-

; use

f_min

with Fig.9 to determine R2/R1 to obtain R1.

January 1995

1...6 7 8910 11 12...15

下载PDF

与HEF4046BTD-T相关器件

型号	品牌	描述	获取价格	数据表
HEF4046BT-Q100	NEXPERIA	Phase-locked loopProduction	获取价格
HEF4046BT-T	NXP	暂无描述	获取价格
HEF4047B	NXP	Monostable/astable multivibrator	获取价格
HEF4047BD	NXP	Monostable/astable multivibrator	获取价格
HEF4047BDB	NXP	IC 4000/14000/40000 SERIES, MONOSTABLE MULTIVIBRATOR, CDIP14, Prescaler/Multivibrator	获取价格
HEF4047BD-T	NXP	IC 4000/14000/40000 SERIES, MONOSTABLE MULTIVIBRATOR, CDIP14, Prescaler/Multivibrator	获取价格