HDC3020
SNAS778 – JUNE 2021
www.ti.com
5 Pin Configuration and Functions
SDA
ADDR
ALERT
SCL
1
2
3
4
8
7
6
5
GND
ADDR1
RESET
V
DD
Not to scale
1. DEF package has a transparent top.
2. HDC3021 DEH and HDC3022 DEJ packages are preview only.
Figure 5-1. HDC302x DEF, DEH, or DEJ Package 8-Pin WSON Top View
Table 5-1. Pin Functions
PIN
TYPE(1)
DESCRIPTION
NAME
VDD
NO.
5
P
G
I
Supply Voltage. From 1.62 V to 5.50 V.
Ground
GND
SCL
8
4
Serial clock line for I2C, open-drain; requires a pullup resistor to VDD
.
SDA
1
I/O
Serial data line for I2C, open-drain; requires a pullup resistor to VDD
I2C Device Address Pin.
.
For device addresses 0x44 and 0x45, ADDR1 voltage must be below maximum VIL or left floating.
0x44 requires ADDR voltage to be below maximum VIL or left floating.
0x45 requires ADDR voltage to be above minimum VIH.
ADDR
2
7
I
I
I2C Device Address Pin.
For device addresses 0x46 and 0x47, ADDR1 voltage must be above minimum VIH.
0x46 requires ADDR voltage to be below maximum VIL or left floating.
0x47 requires ADDR voltage to be above minimum VIH.
ADDR1
RESET
ALERT
6
3
I
Reset Pin. Active Low. If not used, leave floating or tie to VDD.
Interrupt Pin to drive high impedance loads. Push-Pull Output.
If not used, must be left floating.
O
(1) Type:
G = Ground
I = Input
O = Output
P = Power
Copyright © 2021 Texas Instruments Incorporated
Submit Document Feedback
3
Product Folder Links: HDC3020