DATASHEET
HCS11MS
Radiation Hardened Triple 3-Input AND Gate
FN3048
Rev 0.00
November 1994
Features
Pinouts
14 PIN CERAMIC DUAL-IN-LINE
MIL-STD-1835 DESIGNATOR CDIP2-T14, LEAD FINISH C
• 3 Micron Radiation Hardened SOS CMOS
• Total Dose 200K or 1 Mega-RAD(Si)
• Dose Rate Upset >1010 RAD(Si)/s 20ns Pulse
TOP VIEW
• Cosmic Ray Upset Immunity < 2 x 10-9 Errors/Gate Day
(Typ)
A1
B1
1
2
3
4
5
6
7
14 VCC
13 C1
12 Y1
11 C3
10 B3
• Latch-Up Free Under Any Conditions
A2
• Military Temperature Range: -55oC to +125oC
• Significant Power Reduction Compared to LSTTL ICs
• DC Operating Voltage Range: 4.5V to 5.5V
B2
C2
Y2
9
8
A3
Y3
• Input Logic Levels
GND
- VIL = 30% of VCC Max
- VIH = 70% of VCC Min
• Input Current Levels Ii 5A at VOL, VOH
14 PIN CERAMIC FLAT PACK
MIL-STD-1835 DESIGNATOR CDFP3-F14, LEAD FINISH C
TOP VIEW
Description
The Intersil HCS11MS is a Radiation Hardened Triple 3-
Input AND Gate. A high on all inputs forces the output to a
High state.
A1
B1
1
2
3
4
5
6
7
14
13
12
11
10
9
VCC
C1
Y1
The HCS11MS utilizes advanced CMOS/SOS technology to
achieve high-speed operation. This device is a member of
radiation hardened, high-speed, CMOS/SOS Logic Family.
A2
B2
C3
B3
A3
Y3
C2
The HCS11MS is supplied in a 14 lead Weld Seal Ceramic
flatpack (K suffix) or a Weld Seal Ceramic Dual-In-Line
Package (D suffix).
Y2
GND
8
Truth Table
Functional Diagram
INPUTS
OUTPUTS
(1, 3, 9)
An
An
L
Bn
L
Cn
L
Yn
L
(12, 6, 8)
Yn
(2, 4, 10)
Bn
L
L
H
L
L
L
H
H
L
L
(13, 5, 11)
Cn
L
H
L
L
H
H
H
H
L
L
H
L
L
H
H
L
H
H
NOTE: L = Logic Level Low, H = Logic level High
FN3048 Rev 0.00
November 1994
Page 1 of 7