Contents
Contents
1.0 Product Features...........................................................................................................................9
1.1
1.2
Product Line Features ..........................................................................................................9
Model-Specific Features.....................................................................................................14
2.0 About This Document .................................................................................................................15
3.0 Functional Overview ...................................................................................................................15
3.1
Key Functional Units...........................................................................................................19
3.1.1 Network Processor Engines (NPEs)......................................................................19
3.1.2 Internal Bus............................................................................................................21
3.1.2.1 North AHB..............................................................................................21
3.1.2.2 South AHB .............................................................................................21
3.1.2.3 Memory Port Interface ...........................................................................22
3.1.2.4 APB Bus.................................................................................................22
3.1.3 MII/SMII Interfaces.................................................................................................22
3.1.4 UTOPIA Level 2.....................................................................................................23
3.1.5 USB 1.1 Device Interface ......................................................................................23
3.1.6 USB 2.0 Host Interface ..........................................................................................23
3.1.7 PCI Controller ........................................................................................................24
3.1.8 DDRI SDRAM Controller........................................................................................24
3.1.9 Expansion Interface ...............................................................................................26
3.1.9.1 Expansion Bus Legacy Mode of Operation............................................27
3.1.9.2 Expansion Bus Enhanced Mode of Operation.......................................27
3.1.10 High-Speed, Serial Interfaces................................................................................28
3.1.11 UARTs ...................................................................................................................28
3.1.12 GPIO......................................................................................................................28
3.1.13 Internal Bus Performance Monitoring Unit (IBPMU) ..............................................29
3.1.14 Interrupt Controller.................................................................................................29
3.1.15 Timers....................................................................................................................30
3.1.16 IEEE 1588 Hardware Assistance...........................................................................30
3.1.17 Synchronous Serial Port Interface .........................................................................30
3.1.18 I2C Interface ..........................................................................................................31
3.1.19 AES/DES/SHA/MD-5 .............................................................................................31
3.1.20 Cryptography Unit..................................................................................................31
3.1.21 Queue Manager.....................................................................................................32
Intel XScale® Core..............................................................................................................33
3.2.1 Super Pipeline .......................................................................................................34
3.2.2 Branch Target Buffer .............................................................................................35
3.2.3 Instruction Memory Management Unit...................................................................35
3.2.4 Data Memory Management Unit............................................................................36
3.2.5 Instruction Cache...................................................................................................36
3.2.6 Data Cache............................................................................................................37
3.2.7 Mini-Data Cache ....................................................................................................37
3.2.8 Fill Buffer and Pend Buffer.....................................................................................37
3.2.9 Write Buffer............................................................................................................38
3.2.10 Multiply-Accumulate Coprocessor .........................................................................38
3.2.11 Performance Monitoring Unit .................................................................................39
3.2
Intel® IXP45X and Intel® IXP46X Product Line of Network Processors Datasheet
Document Number: 306261-003
August 2005
3