5秒后页面跳转
GVT73512A8J-15LI PDF预览

GVT73512A8J-15LI

更新时间: 2024-11-18 23:54:15
品牌 Logo 应用领域
其他 - ETC 内存集成电路静态存储器光电二极管
页数 文件大小 规格书
9页 67K
描述
x8 SRAM

GVT73512A8J-15LI 数据手册

 浏览型号GVT73512A8J-15LI的Datasheet PDF文件第2页浏览型号GVT73512A8J-15LI的Datasheet PDF文件第3页浏览型号GVT73512A8J-15LI的Datasheet PDF文件第4页浏览型号GVT73512A8J-15LI的Datasheet PDF文件第5页浏览型号GVT73512A8J-15LI的Datasheet PDF文件第6页浏览型号GVT73512A8J-15LI的Datasheet PDF文件第7页 
GVT73512A8  
REVOLUTIONARY PINOUT 512K X 8  
GALVANTECH, INC.  
ASYNCHRONOUS  
SRAM  
512K x 8 SRAM  
+3.3V SUPPLY  
REVOLUTIONARY PINOUT  
FEATURES  
GENERAL DESCRIPTIO N  
Fast access times: 10, 12 and 15ns  
Fast OE# access times: 5, 6and 7ns  
Single +3.3V +0.3V power supply  
Fully static -- no clock or timing strobes necessary  
All inputs and outputs are TTL-compatible  
Three state outputs  
Center power and ground pins for greater noise immunity  
JEDEC standard for functionality and revolutionary pinout  
Easy memory expansion with CE# and OE# options  
Automatic CE# power down  
The GVT73512A8 is organized as a 524,288 x 8 SRAM  
using a four-transistor memory cell with a high performance,  
silicon gate, low-power CMOS process. Galvantech SRAMs  
are fabricated using double-layer polysilicon, double-layer  
metal technology.  
This device offers center power and ground pins for  
improved performance and noise immunity. Static design  
eliminates the need for external clocks or timing strobes. For  
increased system flexibility and eliminating bus contention  
problems, this device offers chip enable (CE#) and output  
enable (OE#) with this organization.  
Writing to these devices is accomplished when write  
enable (WE#) and chip enable (CE#) inputs are both LOW.  
Reading is accomplished when (CE#) and (OE#) go LOW  
with (WE#) remaining HIGH. The device offers a low power  
standby mode when chip is not selected. This allows system  
designers to meet low standby power requirements.  
High-performance, low-power consumption, CMOS  
double-poly, double-metal process  
OPTIONS  
MARKING  
Timing  
10ns access  
12ns access  
15ns access  
-10  
-12  
-15  
Packages  
36-pin SOJ (400 mil)  
PIN ASSIGNMENT  
36-Pin SOJ  
J
Power consumption  
Standard  
Low  
1
2
36  
35  
34  
33  
32  
31  
30  
29  
28  
27  
26  
25  
24  
23  
22  
21  
20  
19  
A0  
A1  
A2  
A3  
A4  
CE#  
DQ1  
DQ2  
VCC  
VSS  
DQ3  
DQ4  
WE#  
A5  
NC  
None  
L
A18  
A17  
A16  
A15  
OE#  
DQ8  
DQ7  
VSS  
VCC  
DQ6  
DQ5  
A14  
A13  
A12  
A11  
A10  
NC  
3
4
Temperature  
Commercial  
Industrial  
5
None (0°C to 70°C)  
I
6
(-40°C to 85°C)  
7
8
9
10  
11  
12  
13  
14  
15  
16  
17  
18  
A6  
A7  
A8  
A9  
Galvantech, Inc. reserves the right to chaneg  
products or specifications without notic.e  
Galvantech, Inc. 3080 Oakmead Village Drive, Santa Clara, CA 95051  
Tel (408) 566-0688 Fax (408) 566-0699 Web Site http://www.galvantech.com  
Rev. 1/99