5秒后页面跳转
GS8640Z18T-V PDF预览

GS8640Z18T-V

更新时间: 2024-09-25 04:56:23
品牌 Logo 应用领域
GSI 静态存储器
页数 文件大小 规格书
22页 969K
描述
72Mb Pipelined and Flow Through Synchronous NBT SRAM

GS8640Z18T-V 数据手册

 浏览型号GS8640Z18T-V的Datasheet PDF文件第2页浏览型号GS8640Z18T-V的Datasheet PDF文件第3页浏览型号GS8640Z18T-V的Datasheet PDF文件第4页浏览型号GS8640Z18T-V的Datasheet PDF文件第5页浏览型号GS8640Z18T-V的Datasheet PDF文件第6页浏览型号GS8640Z18T-V的Datasheet PDF文件第7页 
Preliminary  
GS8640Z18/36T-xxxV  
250 MHz167 MHz  
100-Pin TQFP  
Commercial Temp  
Industrial Temp  
72Mb Pipelined and Flow Through  
Synchronous NBT SRAM  
1.8 V or 2.5 V V  
DD  
1.8 V or 2.5 V I/O  
Because it is a synchronous device, address, data inputs, and  
read/ write control inputs are captured on the rising edge of the  
input clock. Burst order control (LBO) must be tied to a power  
rail for proper operation. Asynchronous inputs include the  
Sleep mode enable (ZZ) and Output Enable. Output Enable can  
be used to override the synchronous control of the output  
drivers and turn the RAM's output drivers off at any time.  
Write cycles are internally self-timed and initiated by the rising  
edge of the clock input. This feature eliminates complex off-  
chip write pulse generation required by asynchronous SRAMs  
and simplifies input signal timing.  
Features  
• NBT (No Bus Turn Around) functionality allows zero wait  
read-write-read bus utilization; Fully pin-compatible with  
both pipelined and flow through NtRAM™, NoBL™ and  
ZBT™ SRAMs  
• 1.8 V or 2.5 V core power supply  
• 1.8 V or 2.5 V I/O supply  
• User-configurable Pipeline and Flow Through mode  
• LBO pin for Linear or Interleave Burst mode  
• Pin compatible with 4Mb, 9Mb, 18Mb and 36Mb devices  
• Byte write operation (9-bit Bytes)  
• 3 chip enable signals for easy depth expansion  
• ZZ Pin for automatic power-down  
• JEDEC-standard 100-lead TQFP package  
• RoHS-compliant 100-lead TQFP package available  
The GS8640Z18/36T-xxxV may be configured by the user to  
operate in Pipeline or Flow Through mode. Operating as a  
pipelined synchronous device, meaning that in addition to the  
rising edge triggered registers that capture input signals, the  
device incorporates a rising-edge-triggered output register. For  
read cycles, pipelined SRAM output data is temporarily stored  
by the edge triggered output register during the access cycle  
and then released to the output drivers at the next rising edge of  
clock.  
Functional Description  
The GS8640Z18/36T-xxxV is a 72Mbit Synchronous Static  
SRAM. GSI's NBT SRAMs, like ZBT, NtRAM, NoBL or  
other pipelined read/double late write or flow through read/  
single late write SRAMs, allow utilization of all available bus  
bandwidth by eliminating the need to insert deselect cycles  
when the device is switched from read to write cycles.  
The GS8640Z18/36T-xxxV is implemented with GSI's high  
performance CMOS technology and is available in a JEDEC-  
standard 100-pin TQFP package.  
Parameter Synopsis  
-250  
3.0  
4.0  
-200  
-167  
Unit  
t
3.0  
5.0  
3.5  
6.0  
ns  
ns  
KQ  
Pipeline  
3-1-1-1  
tCycle  
Curr (x18)  
Curr (x32/x36)  
340  
410  
290  
350  
260  
305  
mA  
mA  
t
6.5  
6.5  
7.5  
7.5  
8.0  
8.0  
ns  
ns  
KQ  
Flow Through  
2-1-1-1  
tCycle  
Curr (x18)  
Curr (x32/x36)  
245  
280  
220  
250  
210  
240  
mA  
mA  
Rev: 1.01 6/2006  
1/22  
© 2004, GSI Technology  
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.  

与GS8640Z18T-V相关器件

型号 品牌 获取价格 描述 数据表
GS8640Z36GT-167 GSI

获取价格

ZBT SRAM, 2MX36, 8ns, CMOS, PQFP100, ROHS COMPLIANT, TQFP-100
GS8640Z36GT-167I GSI

获取价格

100 TQFP
GS8640Z36GT-167IV GSI

获取价格

72Mb Pipelined and Flow Through Synchronous NBT SRAM
GS8640Z36GT-167V GSI

获取价格

72Mb Pipelined and Flow Through Synchronous NBT SRAM
GS8640Z36GT-200 GSI

获取价格

ZBT SRAM, 2MX36, 7.5ns, CMOS, PQFP100, ROHS COMPLIANT, TQFP-100
GS8640Z36GT-200I GSI

获取价格

100 TQFP
GS8640Z36GT-200IT GSI

获取价格

ZBT SRAM, 2MX36, 7.5ns, CMOS, PQFP100, ROHS COMPLIANT, TQFP-100
GS8640Z36GT-200IV GSI

获取价格

72Mb Pipelined and Flow Through Synchronous NBT SRAM
GS8640Z36GT-200IVT GSI

获取价格

ZBT SRAM, 2MX36, 7.5ns, CMOS, PQFP100, ROHS COMPLIANT, TQFP-100
GS8640Z36GT-200V GSI

获取价格

72Mb Pipelined and Flow Through Synchronous NBT SRAM