5秒后页面跳转
GS81302TT37AGD-400I PDF预览

GS81302TT37AGD-400I

更新时间: 2023-12-06 20:13:35
品牌 Logo 应用领域
GSI /
页数 文件大小 规格书
25页 689K
描述
165 BGA

GS81302TT37AGD-400I 数据手册

 浏览型号GS81302TT37AGD-400I的Datasheet PDF文件第19页浏览型号GS81302TT37AGD-400I的Datasheet PDF文件第20页浏览型号GS81302TT37AGD-400I的Datasheet PDF文件第21页浏览型号GS81302TT37AGD-400I的Datasheet PDF文件第23页浏览型号GS81302TT37AGD-400I的Datasheet PDF文件第24页浏览型号GS81302TT37AGD-400I的Datasheet PDF文件第25页 
GS81302TT19/37AGD-450/400/375/333  
JTAG TAP Instruction Set Summary  
Instruction  
EXTEST  
Code  
000  
Description  
Notes  
1
Places the Boundary Scan Register between TDI and TDO.  
Preloads ID Register and places it between TDI and TDO.  
IDCODE  
001  
1, 2  
Captures I/O ring contents. Places the Boundary Scan Register between TDI and TDO.  
Forces all RAM output drivers to High-Z.  
SAMPLE-Z  
010  
1
GSI  
SAMPLE/PRELOAD  
GSI  
011  
100  
101  
110  
111  
GSI private instruction.  
Captures I/O ring contents. Places the Boundary Scan Register between TDI and TDO.  
GSI private instruction.  
1
1
1
1
1
GSI  
GSI private instruction.  
BYPASS  
Places Bypass Register between TDI and TDO.  
Notes:  
1. Instruction codes expressed in binary, MSB on left, LSB on right.  
2. Default instruction automatically loaded at power-up and in test-logic-reset state.  
JTAG Port Recommended Operating Conditions and DC Characteristics  
Parameter  
Symbol  
Min.  
0.3  
Max.  
Unit Notes  
VILJ  
0.3 * VDD  
Test Port Input Low Voltage  
V
V
1
1
VIHJ  
IINHJ  
0.7 * VDD  
VDD +0.3  
Test Port Input High Voltage  
TMS, TCK and TDI Input Leakage Current  
TMS, TCK and TDI Input Leakage Current  
TDO Output Leakage Current  
Test Port Output High Voltage  
Test Port Output Low Voltage  
Test Port Output CMOS High  
Test Port Output CMOS Low  
300  
1  
1
uA  
uA  
uA  
V
2
IINLJ  
100  
1
3
IOLJ  
1  
4
VOHJ  
VOLJ  
VOHJC  
VOLJC  
VDD – 0.2  
0.2  
0.1  
5, 6  
5, 7  
5, 8  
5, 9  
V
VDD – 0.1  
V
V
Notes:  
1. Input Under/overshoot voltage must be 1 V < Vi < VDDn +1 V not to exceed 2.9 V maximum, with a pulse width not to exceed 20% tTKC.  
2. VILJ VIN VDDn  
3. 0 V VIN VILJn  
4. Output Disable, VOUT = 0 to VDDn  
5. The TDO output driver is served by the VDD supply.  
6. IOHJ = 2 mA  
7. IOLJ = + 2 mA  
8. IOHJC = –100 uA  
9. IOLJC = +100 uA  
Rev: 1.01a 3/2019  
22/25  
© 2017, GSI Technology  
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.  

与GS81302TT37AGD-400I相关器件

型号 品牌 描述 获取价格 数据表
GS81302TT37AGD-450 GSI 165 BGA

获取价格

GS81302TT37AGD-450I GSI 165 BGA

获取价格

GS81302TT37E-300 GSI 165 BGA

获取价格

GS81302TT37E-300I GSI 165 BGA

获取价格

GS81302TT37E-333 GSI 165 BGA

获取价格

GS81302TT37E-333I GSI 165 BGA

获取价格