5秒后页面跳转
GS81280Z18GT-400I PDF预览

GS81280Z18GT-400I

更新时间: 2022-02-26 09:11:56
品牌 Logo 应用领域
GSI 静态存储器
页数 文件大小 规格书
23页 369K
描述
144Mb Pipelined and Flow Through Synchronous NBT SRAM

GS81280Z18GT-400I 数据手册

 浏览型号GS81280Z18GT-400I的Datasheet PDF文件第4页浏览型号GS81280Z18GT-400I的Datasheet PDF文件第5页浏览型号GS81280Z18GT-400I的Datasheet PDF文件第6页浏览型号GS81280Z18GT-400I的Datasheet PDF文件第8页浏览型号GS81280Z18GT-400I的Datasheet PDF文件第9页浏览型号GS81280Z18GT-400I的Datasheet PDF文件第10页 
GS81280Z18/36GT-400/333/250/200  
Synchronous Truth Table  
State  
Diagram  
Key  
Address  
Used  
3
Operation  
E1  
E2  
E3  
ADSP  
ADSC  
ADV  
W
DQ  
Deselect Cycle, Power Down  
Deselect Cycle, Power Down  
Deselect Cycle, Power Down  
Deselect Cycle, Power Down  
Deselect Cycle, Power Down  
Read Cycle, Begin Burst  
Read Cycle, Begin Burst  
Write Cycle, Begin Burst  
Read Cycle, Continue Burst  
Read Cycle, Continue Burst  
Write Cycle, Continue Burst  
Write Cycle, Continue Burst  
Read Cycle, Suspend Burst  
Read Cycle, Suspend Burst  
Write Cycle, Suspend Burst  
Write Cycle, Suspend Burst  
Notes:  
None  
None  
X
X
L
L
L
L
H
L
L
L
X
H
X
H
X
H
X
H
X
L
H
X
H
X
X
L
L
L
X
X
X
X
X
X
X
X
X
X
L
L
L
X
X
X
X
X
X
X
X
L
L
L
L
H
H
H
H
X
X
X
X
X
X
F
T
F
F
T
T
F
F
T
T
High-Z  
High-Z  
None  
X
X
L
X
X
L
High-Z  
None  
X
L
High-Z  
None  
X
X
H
H
H
X
X
X
X
X
X
X
X
X
L
High-Z  
External  
External  
External  
Next  
R
X
L
Q
Q
D
Q
Q
D
D
Q
Q
D
D
R
H
H
H
X
H
X
H
X
H
X
W
CR  
CR  
CW  
CW  
L
H
H
H
H
H
H
H
H
Next  
Next  
Next  
Current  
Current  
Current  
Current  
1. X = Don’t Care, H = High, L = Low  
2. E = T (True) if E2 = 1 and E1 = E3 = 0; E = F (False) if E2 = 0 or E1 = 1 or E3 = 1  
3. W = T (True) and F (False) is defined in the Byte Write Truth Table preceding.  
4. G is an asynchronous input. G can be driven high at any time to disable active output drivers. G low can only enable active drivers (shown  
as “Q” in the Truth Table above).  
5. All input combinations shown above are tested and supported. Input combinations shown in gray boxes need not be used to accomplish  
basic synchronous or synchronous burst operations and may be avoided for simplicity.  
6. Tying ADSP high and ADSC low allows simple non-burst synchronous operations. See BOLD items above.  
7. Tying ADSP high and ADV low while using ADSC to load new addresses allows simple burst operations. See ITALIC items above.  
Rev: 1.01 5/2017  
7/22  
© 2015, GSI Technology  
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.  

与GS81280Z18GT-400I相关器件

型号 品牌 描述 获取价格 数据表
GS81280Z18RT-250M GSI 100 TQFP

获取价格

GS81280Z18RT-333M GSI 100 TQFP

获取价格

GS81280Z36GT-200 GSI 144Mb Pipelined and Flow Through Synchronous NBT SRAM

获取价格

GS81280Z36GT-200I GSI 144Mb Pipelined and Flow Through Synchronous NBT SRAM

获取价格

GS81280Z36GT-200IV GSI 144Mb Pipelined and Flow Through Synchronous NBT SRAM

获取价格

GS81280Z36GT-200V GSI 144Mb Pipelined and Flow Through Synchronous NBT SRAM

获取价格