5秒后页面跳转
GM71VS16403CLJ-7 PDF预览

GM71VS16403CLJ-7

更新时间: 2022-01-18 22:10:00
品牌 Logo 应用领域
其他 - ETC 动态存储器
页数 文件大小 规格书
10页 103K
描述
x4 EDO Page Mode DRAM

GM71VS16403CLJ-7 数据手册

 浏览型号GM71VS16403CLJ-7的Datasheet PDF文件第1页浏览型号GM71VS16403CLJ-7的Datasheet PDF文件第2页浏览型号GM71VS16403CLJ-7的Datasheet PDF文件第4页浏览型号GM71VS16403CLJ-7的Datasheet PDF文件第5页浏览型号GM71VS16403CLJ-7的Datasheet PDF文件第6页浏览型号GM71VS16403CLJ-7的Datasheet PDF文件第7页 
GM71V16403C  
GM71VS16403CL  
DC Electrical Characteristics (VCC = 3.3V+/-0.3V, VSS = 0V, TA = 0 ~ 70C)  
Symbol  
Parameter  
Min Max Unit Note  
Output Level  
Output "H" Level Voltage (IOUT = -2mA)  
V
OH  
2.4  
0
V
CC  
V
V
V
OL  
Output Level  
Output "L" Level Voltage (IOUT = 2mA)  
0.4  
50ns  
60ns  
70ns  
-
-
90  
80  
Operating Current  
Average Power Supply Operating Current  
(RAS, CAS Cycling : tRC = tRC min)  
I
CC1  
mA  
mA  
mA  
1, 2  
-
70  
Standby Current (TTL)  
Power Supply Standby Current  
(RAS, CAS = VIH, DOUT = High-Z)  
I
I
CC2  
CC3  
-
2
50ns  
60ns  
70ns  
-
-
-
90  
80  
RAS Only Refresh Current  
Average Power Supply Current  
RAS Only Refresh Mode  
(tRC = tRC min)  
2
70  
EDO Page Mode Current  
Average Power Supply Current  
EDO Page Mode  
50ns  
60ns  
70ns  
-
-
-
80  
70  
65  
1
I
CC4  
mA  
1, 3  
(tHPC = tHPC min)  
Standby Current (CMOS)  
Power Supply Standby Current  
(RAS, CAS >= VCC - 0.2V, DOUT = High-Z)  
I
I
CC5  
CC6  
-
mA  
uA  
-
-
-
-
100  
90  
5
50ns  
60ns  
70ns  
CAS-before-RAS Refresh Current  
(tRC = tRC min)  
80  
mA  
70  
300  
5
Battery Backup Operating Current(Standby with CBR Refresh)  
(CBR refresh, tRC = 31.3us, tRAS <= 0.3us,  
I
I
CC7  
CC8  
4,5  
1
-
-
uA  
D
OUT = High-Z, CMOS interface)  
Standby Current RAS = VIH  
CAS = VIL  
mA  
D
OUT = Enable  
Self-Refresh Mode Current  
(RAS, CAS<=0.2V, DOUT=High-Z, CMOS interface)  
I
CC9  
-
200  
10  
uA  
uA  
uA  
5
Input Leakage Current  
Any Input (0V<=VIN<= 4.6V)  
I
L(I)  
-10  
-10  
I
L(O)  
Output Leakage Current  
(DOUT is Disabled, 0V<=VOUT<= 4.6V)  
10  
Note: 1. ICC depends on output load condition when the device is selected.  
CC(max) is specified at the output open condition.  
2. Address can be changed once or less while RAS = VIL  
I
.
3. Address can be changed once or less while CAS = VIH  
4. CAS = L (<=0.2) while RAS = L (<=0.2).  
5. L-version.  
.
Rev0.1/Apr’01  

与GM71VS16403CLJ-7相关器件

型号 品牌 描述 获取价格 数据表
GM71VS16403CLT-5 ETC x4 EDO Page Mode DRAM

获取价格

GM71VS16403CLT-6 ETC x4 EDO Page Mode DRAM

获取价格

GM71VS16403CLT-7 ETC x4 EDO Page Mode DRAM

获取价格

GM71VS17400BLJ-6 ETC x4 Fast Page Mode DRAM

获取价格

GM71VS17400BLJ-7 ETC x4 Fast Page Mode DRAM

获取价格

GM71VS17400BLJ-8 ETC x4 Fast Page Mode DRAM

获取价格