Low Cost, Low Jitter, Fast Delivery
ꢀVPECꢀ 5x3.2mm 3.3V VCXO
RoHS Compliant / Pb Free
FXO-PC73 SERIES
Rev. 9/6/2006 Preliminary
RoHS Compliant / Pb Free
Model: FVXO-PC53 SERIES
Page 1 of 2
http://www.foxonline.com/need_a_sample.htm
1-888-XpressO
5.15 Max
Part Number
#6
#5
#4
795-Frequency-xxxxx
X
P R E S S
O
3.35 Max
MODEꢀ SEꢀECTION GꢁIDE
F VX O - P C 5 3 ꢂ R - 155.520000
#1
#2
#3
Pin 1 Designator
(FOX Head or Dot)
Frequency
P = LVPECL
Blank = -20~+70ºC
R = -40~+85ºC
1.4 Max
C = Ceramic
B = ±50PPM APR
5 = 5x3.2mm
3 = 3.3V
2.54
1.2
• EꢀECTRICAꢀ CHARACTERISTICS
0.64 Typ.
MAX (unless otherwise noted)
PARAMETERS
Frequency Range(Fo)
1.000 MHz ~ 1.100 GHz
± 50 PPM Min
-55ºC ~ +125ºC
3.3V ± 5%
1.65V ± 1.5V
120mA
45% ~ 55%
400pS
400pS
1.305V ~ 1.65V
2.055V ~ 2.405V
50 Ohms into Vdd-2Vdc typ.
10mS
100nS
± 10%
Recommended
Absolute Pull Range (APR) 1
Storage Temperature Range (Tstg)
Supply Voltage (Vdd)
Control Voltage (Vc)
Solder Pad Layout
2.54
Input Current
(Idd)
2.1
Output Symmetry (50% Vp-p Level)
Rise Time (Tr) (20% ~ 80% Vp-p)
Fall Time (Tf) (80% ~ 20% Vp-p)
Output Voltage (Vol)
(Voh)
1.27
0.8
All dimensions are in millimeters.
Actual Marking Depicted
Output Load
Start-up Time
(Ts)
Pin Connections
Output Enable / Disable Time 2
Linearity
#4) Out 1
#5) Out 2
#6) Vdd
#1) Vc
#2) E/D
#3) GND
Modulation Bandwidth
Maximum Soldering Temp / Time
Moisture Sensitivity Level (MSL)
Termination Finish
10kHz Min
260ºC / 10 Seconds
1
Recommended Circuit:
.01uF
Vc
#1
#2
#3
#6
#5
#4
VDD
Au
1 Inclusive of 25ºC tolerance, operating temperature range, input voltage change, load
change, aging, shock, and vibration.
E/D
2 An internal pullup resistor from pin 2 to pin 6 allows active output if pin 2 is left open.
- If you have specific jitter or phase noise requirements please contact Fox Technical
Support for availability.
50 Ohms
50 Ohms
- A 0.01µF bypass capacitor should be placed between Vdd (Pin 6) and GND
(Pin 3) to minimize power supply line noise.
.01uF
- The above specifications, having been carefully prepared and checked, is believed
to be accurate at the time of publication; however, no responsibility is assumed by Fox
Electronics for inaccuracies.
VDD - 2V
• ENAꢂꢀE / DISAꢂꢀE FꢁNCTION2
OUTPUT (Pin 4, Pin 5)
ACTIVE
ACTIVE
(Pin 2)
OPEN
'1' Level Vih ≥ 70% Vdd
'0' Level Vil ≤ 30% Vdd
Patent Numbers:
US 6,664,860, US 5,960,403, US 5,952,890; US 5,960,405; US 6,188,290;
Foreign Patents: R.S.A. 98/0866, R.O.C. 120851; Singapore 67081, 67082; EP 0958652
China ZL 98802217.6, Malaysia MY-118540-A, Philippines 1-1998-000245
US and Foreign Patents Pending
Vol level
XPRESSO® Fox Electronics
FOXElectronics 5570 Enterprise Parkway Fort Myers, Florida 33905 USA +1.239.693.0099 FAX +1.239.693.1554 http://www.foxonline.com
EMEA Tel/Fax: +44 .1767.312632 | Asia Hong Kong Tel: +852.2854.4285 Fax +852.2854.4282 | Taiwan Tel: +886.2.22073427 Fax +886.2.22073486 | Japan Tel: +81.3.3374/2079 Fax: +81.3.3374.5221
© 2006 FOX ELECTRONICS | ISO9001:2000 Certified
5秒后页面跳转
STM32H743技术深度剖析与应用案例探索
LM321中文资料解析：引脚功能介绍、技术特点、技术特性分析
74HC14芯片资料介绍：性能特性分析、引脚介绍
LM1875芯片手册：功放参数分析、引脚说明、电路设计要点
微信公众号
抖音公众号
浙公网安备 33010502006866号 浙ICP备10014259号-119
营业执照ICP证
技术参数
数据手册
如果您发现信息不准确，
