Electrical Specifications
Unless otherwise specified: according to the circuit of Figure 1; recommended operating temperature range for TJ and TA;
VBUS=5.0V; HZ_MODE; OPA_MODE=0; (Charge Mode); SCL, SDA, OTG=0 or 1.8V; and typical values are for TJ=25°C.
Symbol
Parameter
Conditions
Min. Typ. Max. Unit
Power Supplies
VBUS > VBUS(min), PWM Switching
10
mA
mA
VBUS > VBUS(min); PWM Enabled,
Not Switching (Battery OVP
Condition); I_IN Setting=100mA
2.5
IVBUS
VBUS Current
0°C < TJ < 85°C, HZ_MODE=1
63
90
5.0
20
10
A
A
V
BAT < VLOWV, 32S Mode
0°C < TJ < 85°C, HZ_MODE=1,
BAT=4.2V, VBUS=0V
0°C < TJ < 85°C, HZ_MODE=1,
BAT=4.2V
ILKG
VBAT to VBUS Leakage Current
0.2
V
V
Battery Discharge Current in High-
Impedance Mode
IBAT
A
FAN54013-15, DISABLE=1,
0°C < TJ < 85°C, VBAT=4.2V
Charger Voltage Regulation
Charge Voltage Range
3.5
–0.5%
–1%
4.4
VOREG
TA=25°C
+0.5%
+1%
V
Charge Voltage Accuracy
Charging Current Regulation
Output Charge Current Range
TJ=0 to 125°C
VLOWV < VBAT < VOREG
550
1450
mA
%
RSENSE=68m
FAN54010-12
FAN54013-15
FAN54010-12
FAN54013-15
95
92
97
94
100
97
105
102
103
100
20mV < VIREG
40mV
<
IOCHRG
Charge Current Accuracy Across
RSENSE
100
97
VIREG > 40mV
Weak Battery Detection
Weak Battery Threshold Range
3.4
–5
3.7
+5
V
%
VLOWV
Weak Battery Threshold Accuracy
Weak Battery Deglitch Time
Rising Voltage
30
ms
Logic Levels: DISABLE, SDA, SCL, OTG
VIH
VIL
IIN
High-Level Input Voltage
Low-Level Input Voltage
Input Bias Current
1.05
V
V
0.4
Input Tied to GND or VIN
0.01
1.00
A
Charge Termination Detection
Termination Current Range
50
–25
–5
400
+25
+5
mA
%
VBAT > VOREG – VRCH, RSENSE=68m
[VCSIN – VBAT ] from 3mV to 20mV
[VCSIN – VBAT ] from 20mV to 40mV
2mV Overdrive
I(TERM)
Termination Current Accuracy
Termination Current Deglitch Time
30
ms
1.8V Linear Regulator
VREG
1.8V Regulator Output
IREG from 0 to 2mA, FAN54013-15
1.7
1.8
1.9
V
Continued on the following page…
© 2011 Fairchild Semiconductor Corporation
FAN5401X Family • Rev. 1.0.2
www.fairchildsemi.com
6