F81218
6.3.5 UART 2 Clock Select Register – index F0h .......................................................................... 30
6.3.6 IR 2 Control Register – index F1h......................................................................................... 30
6.4 UART 3 Device Control Register (LDN 2) ......................................................................................... 31
6.4.1
6.4.2
6.4.3
Device Enable Register – index 30h.................................................................................. 31
I/O Port Select Register – index 60h.................................................................................. 31
I/O Port Select Register – index 61h.................................................................................. 31
6.4.4 IRQ Channel Select Register – index 70h ............................................................................. 31
6.4.5 UART 3 Clock Select Register – index F0h .......................................................................... 32
6.5 UART 4 Device Control Register (LDN 3) ......................................................................................... 32
6.5.1
6.5.2
6.5.3
Device Enable Register – index 30h.................................................................................. 32
I/O Port Select Register – index 60h.................................................................................. 33
I/O Port Select Register – index 61h.................................................................................. 33
6.5.4 IRQ Channel Select Register – index 70h ............................................................................. 33
6.5.5 UART 4 Clock Select Register – index F0h .......................................................................... 34
6.6 UART 5 Device Control Register (LDN 4) ......................................................................................... 34
6.6.1
6.6.2
6.6.3
Device Enable Register – index 30h.................................................................................. 34
I/O Port Select Register – index 60h.................................................................................. 34
I/O Port Select Register – index 61h.................................................................................. 35
6.6.5 IRQ Channel Select Register – index 70h ............................................................................. 35
6.6.6 UART 5 Clock Select Register – index F0h .......................................................................... 36
6.7 UART 6 Device Control Register (LDN 5) ......................................................................................... 36
6.7.1
6.7.2
6.7.3
Device Enable Register – index 30h.................................................................................. 36
I/O Port Select Register – index 60h.................................................................................. 36
I/O Port Select Register – index 61h.................................................................................. 36
6.7.4 IRQ Channel Select Register – index 70h ............................................................................. 37
6.7.5 UART 6 Clock Select Register – index F0h .......................................................................... 37
6.8 Address Decoder 0 Device Control Register (LDN 6) ........................................................................ 38
6.8.1
6.8.2
6.8.3
6.8.4
6.8.5
Device Enable Register – index 30h.................................................................................. 38
Address Decoder Select Register 0– index 60h................................................................. 38
Address Decoder Select Register 1– index 61h................................................................. 38
Address Mask Register – index 62h .................................................................................. 38
IRQIN0 Channel Select Register (Only for LPC) – index 70h ......................................... 39
6.9 Address Decoder 1 Device Control Register (LDN 7) ........................................................................ 39
6.9.1
6.9.2
6.9.3
6.9.4
Device Enable Register – index 30h.................................................................................. 39
Address Decoder Select Register 0 – index 60h................................................................ 39
Address Decoder Select Register 1 – index 61h................................................................ 40
Address Mask Register – index 62h .................................................................................. 40
F81218
August, 2007
V0.33P
5秒后页面跳转
解读NE555P资料手册：电气参数、引脚功能及替换型号推荐
AO3415资料解读：电气参数、替换型号推荐
电阻上的数字意义及电阻值辨别方法
金属氧化膜电阻器：定义、特点与深入解读
微信公众号
抖音公众号
浙公网安备 33010502006866号 浙ICP备10014259号-119
营业执照ICP证
数据手册
如果您发现信息不准确，
