5秒后页面跳转
EPM7256AEFC256-7N PDF预览

EPM7256AEFC256-7N

更新时间: 2024-02-16 16:25:07
品牌 Logo 应用领域
阿尔特拉 - ALTERA 时钟输入元件可编程逻辑
页数 文件大小 规格书
64页 437K
描述
EE PLD, 7.5ns, 256-Cell, CMOS, PBGA256, FINE LINE, BGA-256

EPM7256AEFC256-7N 技术参数

是否Rohs认证: 符合生命周期:Active
包装说明:FINE LINE, BGA-256Reach Compliance Code:compliant
ECCN代码:3A991HTS代码:8542.39.00.01
风险等级:5.35其他特性:YES
最大时钟频率:126.6 MHz系统内可编程:YES
JESD-30 代码:S-PBGA-B256JESD-609代码:e1
JTAG BST:YES长度:17 mm
湿度敏感等级:3专用输入次数:
I/O 线路数量:164宏单元数:256
端子数量:256最高工作温度:70 °C
最低工作温度:组织:0 DEDICATED INPUTS, 164 I/O
输出函数:MACROCELL封装主体材料:PLASTIC/EPOXY
封装代码:BGA封装等效代码:BGA256,16X16,40
封装形状:SQUARE封装形式:GRID ARRAY
峰值回流温度(摄氏度):260电源:2.5/3.3,3.3 V
可编程逻辑类型:EE PLD传播延迟:7.5 ns
认证状态:Not Qualified座面最大高度:2.1 mm
子类别:Programmable Logic Devices最大供电电压:3.6 V
最小供电电压:3 V标称供电电压:3.3 V
表面贴装:YES技术:CMOS
温度等级:COMMERCIAL端子面层:TIN SILVER COPPER
端子形式:BALL端子节距:1 mm
端子位置:BOTTOM处于峰值回流温度下的最长时间:40
宽度:17 mm

EPM7256AEFC256-7N 数据手册

 浏览型号EPM7256AEFC256-7N的Datasheet PDF文件第2页浏览型号EPM7256AEFC256-7N的Datasheet PDF文件第3页浏览型号EPM7256AEFC256-7N的Datasheet PDF文件第4页浏览型号EPM7256AEFC256-7N的Datasheet PDF文件第5页浏览型号EPM7256AEFC256-7N的Datasheet PDF文件第6页浏览型号EPM7256AEFC256-7N的Datasheet PDF文件第7页 
MAX 7000A  
Programmable Logic  
Device  
Includes  
MAX 7000AE  
®
September 2003, ver. 4.5  
Data Sheet  
High-performance 3.3-V EEPROM-based programmable logic  
devices (PLDs) built on second-generation Multiple Array MatriX  
(MAX®) architecture (see Table 1)  
3.3-V in-system programmability (ISP) through the built-in  
IEEE Std. 1149.1 Joint Test Action Group (JTAG) interface with  
advanced pin-locking capability  
Features...  
MAX 7000AE device in-system programmability (ISP) circuitry  
compliant with IEEE Std. 1532  
EPM7128A and EPM7256A device ISP circuitry compatible with  
IEEE Std. 1532  
Built-in boundary-scan test (BST) circuitry compliant with  
IEEE Std. 1149.1  
Supports JEDEC Jam Standard Test and Programming Language  
(STAPL) JESD-71  
Enhanced ISP features  
Enhanced ISP algorithm for faster programming (excluding  
EPM7128A and EPM7256A devices)  
ISP_Done bit to ensure complete programming (excluding  
EPM7128A and EPM7256A devices)  
Pull-up resistor on I/O pins during in-system programming  
Pin-compatible with the popular 5.0-V MAX 7000S devices  
High-density PLDs ranging from 600 to 10,000 usable gates  
Extended temperature range  
For information on in-system programmable 5.0-V MAX 7000 or 2.5-V  
MAX 7000B devices, see the MAX 7000 Programmable Logic Device Family  
Data Sheet or the MAX 7000B Programmable Logic Device Family Data Sheet.  
f
Altera Corporation  
1
DS-M7000A-4.5  

与EPM7256AEFC256-7N相关器件

型号 品牌 描述 获取价格 数据表
EPM7256AEFI100-10N ALTERA EE PLD, 10ns, CMOS, PBGA100, FINE LINE, BGA-100

获取价格

EPM7256AEFI100-12 ALTERA EE PLD, 12ns, CMOS, PBGA100, FBGA-100

获取价格

EPM7256AEFI100-5N ALTERA EE PLD, 5.5ns, CMOS, PBGA100, FINE LINE, BGA-100

获取价格

EPM7256AEFI100-7 INTEL EE PLD, 7.5ns, 256-Cell, CMOS, PBGA100, FINE LINE, BGA-100

获取价格

EPM7256AEFI100-7N INTEL EE PLD, 7.5ns, 256-Cell, CMOS, PBGA100, FINE LINE, BGA-100

获取价格

EPM7256AEFI256-5N ALTERA EE PLD, 5.5ns, CMOS, PBGA256, FINE LINE, BGA-256

获取价格