5秒后页面跳转
EPM7128ALBC256-7 PDF预览

EPM7128ALBC256-7

更新时间: 2024-01-29 02:23:53
品牌 Logo 应用领域
英特尔 - INTEL 可编程逻辑
页数 文件大小 规格书
83页 1719K
描述
EE PLD, 7.5ns, 128-Cell, CMOS, PBGA256

EPM7128ALBC256-7 技术参数

是否Rohs认证:不符合生命周期:Not Recommended
Reach Compliance Code:compliantHTS代码:8542.39.00.01
风险等级:5.1Is Samacsys:N
其他特性:YES系统内可编程:YES
JESD-30 代码:S-PBGA-B256JTAG BST:YES
宏单元数:128端子数量:256
最高工作温度:70 °C最低工作温度:
封装主体材料:PLASTIC封装代码:BGA
封装等效代码:BGA256,16X16,40封装形状:SQUARE
封装形式:GRID ARRAY电源:2.5/3.3,3.3 V
可编程逻辑类型:EE PLD传播延迟:7.5 ns
认证状态:Not Qualified子类别:Programmable Logic Devices
表面贴装:YES技术:CMOS
温度等级:COMMERCIAL端子形式:BALL
端子节距:1 mm端子位置:BOTTOM
Base Number Matches:1

EPM7128ALBC256-7 数据手册

 浏览型号EPM7128ALBC256-7的Datasheet PDF文件第2页浏览型号EPM7128ALBC256-7的Datasheet PDF文件第3页浏览型号EPM7128ALBC256-7的Datasheet PDF文件第4页浏览型号EPM7128ALBC256-7的Datasheet PDF文件第5页浏览型号EPM7128ALBC256-7的Datasheet PDF文件第6页浏览型号EPM7128ALBC256-7的Datasheet PDF文件第7页 
MAX 7000A  
Programmable Logic  
Device Family  
Includes  
MAX 7000AE  
®
August 2000, ver. 3.1  
Data Sheet  
High-performance 3.3-V EEPROM-based programmable logic  
devices (PLDs) built on second-generation Multiple Array MatriX  
(MAX®) architecture (see Table 1)  
3.3-V in-system programmability (ISP) through the built-in  
IEEE Std. 1149.1 Joint Test Action Group (JTAG) interface with  
advanced pin-locking capability  
Features...  
Built-in boundary-scan test (BST) circuitry compliant with  
IEEE Std. 1149.1  
Supports JEDEC Jam Standard Test and Programming Language  
(STAPL) JESD-71  
Enhanced ISP features  
Enhanced ISP algorithm for faster programming (excluding  
EPM7128A and EPM7256A devices)  
ISP_Done bit to ensure complete programming (excluding  
EPM7128A and EPM7256A devices)  
Pull-up resistor on I/O pins during in-system programming  
Pin-compatible with the popular 5.0-V MAX 7000S devices  
High-density PLDs ranging from 600 to 10,000 usable gates  
4.5-ns pin-to-pin logic delays with counter frequencies of up to  
227.3 MHz  
For information on in-system programmable 5.0-V MAX 7000 or 2.5-V  
MAX 7000B devices, see the MAX 7000 Programmable Logic Device Family  
Data Sheet or the MAX 7000B Programmable Logic Device Family Data Sheet.  
f
Table 1. MAX 7000A Device Features  
Feature  
EPM7032AE  
EPM7064AE  
EPM7128AE  
EPM7256AE  
EPM7512AE  
Usable gates  
Macrocells  
600  
32  
2
1,250  
64  
2,500  
128  
8
5,000  
256  
16  
10,000  
512  
Logic array blocks  
4
32  
Maximum user I/O  
pins  
36  
68  
100  
164  
212  
t
t
t
t
f
(ns)  
(ns)  
4.5  
2.9  
4.5  
2.8  
5.0  
3.3  
5.5  
3.9  
7.5  
5.6  
PD  
SU  
(ns)  
2.5  
2.5  
2.5  
2.5  
3.0  
FSU  
CO1  
CNT  
(ns)  
3.0  
3.1  
3.4  
3.5  
4.7  
(MHz)  
227.3  
222.2  
192.3  
172.4  
116.3  
Altera Corporation  
1
A-DS-M7000A-03.1  

与EPM7128ALBC256-7相关器件

型号 品牌 获取价格 描述 数据表
EPM7128ALC84-10 ALTERA

获取价格

EE PLD, 10ns, 128-Cell, CMOS, PQCC84, PLASTIC, LCC-84
EPM7128ALC84-10 ROCHESTER

获取价格

EE PLD, 10 ns, PQCC84, PLASTIC, LCC-84
EPM7128ALC84-12 ROCHESTER

获取价格

EE PLD, 12 ns, PQCC84, PLASTIC, LCC-84
EPM7128ALC84-6 ROCHESTER

获取价格

EE PLD, 6 ns, PQCC84, PLASTIC, LCC-84
EPM7128ALC84-6 ALTERA

获取价格

EE PLD, 6ns, 128-Cell, CMOS, PQCC84, PLASTIC, LCC-84
EPM7128ALC84-6N ALTERA

获取价格

EE PLD, 6ns, CMOS, PQCC84, PLASTIC, LCC-84
EPM7128ALC84-7 ROCHESTER

获取价格

EE PLD, 7.5 ns, PQCC84, PLASTIC, LCC-84
EPM7128ALC84-7 ALTERA

获取价格

EE PLD, 7.5ns, 128-Cell, CMOS, PQCC84, PLASTIC, LCC-84
EPM7128ALI84-5 ALTERA

获取价格

EE PLD, 5ns, 128-Cell, CMOS, PQCC84, PLASTIC, LCC-84
EPM7128ATC100-10 ALTERA

获取价格

High-performance 3.3-V EEPROM-based programmable logic devices (PLDs) built on second-gene