5秒后页面跳转
EPM240T100I PDF预览

EPM240T100I

更新时间: 2024-02-19 05:45:01
品牌 Logo 应用领域
阿尔特拉 - ALTERA /
页数 文件大小 规格书
86页 1216K
描述
MAX II Device Family

EPM240T100I 数据手册

 浏览型号EPM240T100I的Datasheet PDF文件第3页浏览型号EPM240T100I的Datasheet PDF文件第4页浏览型号EPM240T100I的Datasheet PDF文件第5页浏览型号EPM240T100I的Datasheet PDF文件第7页浏览型号EPM240T100I的Datasheet PDF文件第8页浏览型号EPM240T100I的Datasheet PDF文件第9页 
1–4  
Chapter 1: Introduction  
Referenced Documents  
MAX II devices have an internal linear voltage regulator which supports external  
supply voltages of 3.3 V or 2.5 V, regulating the supply down to the internal operating  
voltage of 1.8 V. MAX IIG and MAX IIZ devices only accept 1.8 V as the external  
supply voltage. MAX IIZ devices are pin-compatible with MAX IIG devices in the  
100-pin Micro FineLine BGA and 256-pin Micro FineLine BGA packages. Except for  
external supply voltage requirements, MAX II and MAX II G devices have identical  
pin-outs and timing specifications. Table 1–5 shows the external supply voltages  
supported by the MAX II family.  
Table 1–5. MAX II External Supply Voltages  
EPM240G  
EPM570G  
EPM240  
EPM570  
EPM1270  
EPM2210  
EPM1270G  
EPM2210G  
EPM240Z  
Devices  
EPM570Z (1)  
MultiVolt core external supply voltage (VCCINT) (2)  
3.3 V, 2.5 V  
1.8 V  
MultiVolt I/O interface voltage levels (VCCIO  
)
1.5 V, 1.8 V, 2.5 V, 3.3 V  
1.5 V, 1.8 V, 2.5 V, 3.3 V  
Notes to Table 1–5:  
(1) MAX IIG and MAX IIZ devices only accept 1.8 V on their VCCINTpins. The 1.8-V VCCINT external supply powers the device core directly.  
(2) MAX II devices operate internally at 1.8 V.  
Referenced Documents  
This chapter references the following documents:  
DC and Switching Characteristics chapter in the MAX II Device Handbook  
MAX II Logic Element to Macrocell Conversion Methodology white paper  
Document Revision History  
Table 1–6 shows the revision history for this chapter.  
Table 1–6. Document Revision History  
Date and Revision Changes Made  
Summary of Changes  
October 2008,  
version 1.8  
Updated “Introduction” section.  
Updated new Document Format.  
December 2007,  
version1.7  
Updated Table 1–1 through Table 1–5.  
Added “Referenced Documents” section.  
Added document revision history.  
Updated document with MAX IIZ information.  
December 2006,  
version 1.6  
August 2006,  
version 1.5  
Minor update to features list.  
Minor updates to tables.  
July 2006,  
version 1.4  
MAX II Device Handbook  
© October 2008 Altera Corporation  

与EPM240T100I相关器件

型号 品牌 获取价格 描述 数据表
EPM240T100I3N INTEL

获取价格

Flash PLD, 4.7ns, 192-Cell, CMOS, PQFP100, 16 X 16 MM, 0.50 MM PITCH, LEAD FREE, TQFP-100
EPM240T100I4 INTEL

获取价格

Flash PLD, 6.1ns, 192-Cell, CMOS, PQFP100
EPM240T100I4N INTEL

获取价格

Flash PLD, 6.1ns, 192-Cell, CMOS, PQFP100, 16 X 16 MM, 0.50 MM PITCH, LEAD FREE, TQFP-100
EPM240T100I5 ALTERA

获取价格

Flash PLD, 7.5ns, 192-Cell, CMOS, PQFP100, 16 X 16 MM, 0.50 MM PITCH, TQFP-100
EPM240T100I5 INTEL

获取价格

Flash PLD, 7.5ns, 192-Cell, CMOS, PQFP100, 16 X 16 MM, 0.50 MM PITCH, TQFP-100
EPM240T100I5ES INTEL

获取价格

Flash PLD, PQFP100, 16 X 16 MM, 1MM PITCH, TQFP-100
EPM240T100I5N ALTERA

获取价格

Flash PLD, 7.5ns, 192-Cell, CMOS, PQFP100, 16 X 16 MM, 0.50 MM PITCH, LEAD FREE, TQFP-100
EPM240T100I5N INTEL

获取价格

Flash PLD, 7.5ns, 192-Cell, CMOS, PQFP100, 16 X 16 MM, 0.50 MM PITCH, LEAD FREE, TQFP-100
EPM240Z ALTERA

获取价格

MAX II Device Family Data
EPM240Z100C5N ALTERA

获取价格

The MAX II family of instant-on, non-volatile CPLDs is based on a 0.18-m,