5秒后页面跳转
EPF8452ATC100-3N PDF预览

EPF8452ATC100-3N

更新时间: 2024-02-12 08:26:05
品牌 Logo 应用领域
英特尔 - INTEL 时钟LTE输入元件可编程逻辑
页数 文件大小 规格书
62页 903K
描述
Loadable PLD, CMOS, PQFP100, PLASTIC, TQFP-100

EPF8452ATC100-3N 技术参数

是否Rohs认证: 符合生命周期:Obsolete
包装说明:LFQFP, TQFP100,.63SQReach Compliance Code:compliant
ECCN代码:EAR99HTS代码:8542.39.00.01
风险等级:5.2其他特性:336 LOGIC ELEMENTS
最大时钟频率:385 MHzJESD-30 代码:S-PQFP-G100
JESD-609代码:e3长度:14 mm
湿度敏感等级:3专用输入次数:4
I/O 线路数量:78输入次数:68
逻辑单元数量:336输出次数:68
端子数量:100最高工作温度:70 °C
最低工作温度:组织:4 DEDICATED INPUTS, 78 I/O
输出函数:REGISTERED封装主体材料:PLASTIC/EPOXY
封装代码:LFQFP封装等效代码:TQFP100,.63SQ
封装形状:SQUARE封装形式:FLATPACK, LOW PROFILE, FINE PITCH
峰值回流温度(摄氏度):260电源:3.3/5,5 V
可编程逻辑类型:LOADABLE PLD认证状态:Not Qualified
座面最大高度:1.27 mm子类别:Field Programmable Gate Arrays
最大供电电压:5.25 V最小供电电压:4.75 V
标称供电电压:5 V表面贴装:YES
技术:CMOS温度等级:COMMERCIAL
端子面层:MATTE TIN (472) OVER COPPER端子形式:GULL WING
端子节距:0.5 mm端子位置:QUAD
处于峰值回流温度下的最长时间:40宽度:14 mm
Base Number Matches:1

EPF8452ATC100-3N 数据手册

 浏览型号EPF8452ATC100-3N的Datasheet PDF文件第1页浏览型号EPF8452ATC100-3N的Datasheet PDF文件第2页浏览型号EPF8452ATC100-3N的Datasheet PDF文件第4页浏览型号EPF8452ATC100-3N的Datasheet PDF文件第5页浏览型号EPF8452ATC100-3N的Datasheet PDF文件第6页浏览型号EPF8452ATC100-3N的Datasheet PDF文件第7页 
FLEX 8000 Programmable Logic Device Family Data Sheet  
FLEX 8000 devices provide a large number of storage elements for  
applications such as digital signal processing (DSP), wide-data-path  
manipulation, and data transformation. These devices are an excellent  
choice for bus interfaces, TTL integration, coprocessor functions, and  
high-speed controllers. The high-pin-count packages can integrate  
multiple 32-bit buses into a single device. Table 3 shows FLEX 8000  
performance and LE requirements for typical applications.  
Table 3. FLEX 8000 Performance  
Application  
LEs Used  
Speed Grade  
A-3  
Units  
A-2  
A-4  
16  
16  
24  
4
16-bit loadable counter  
16-bit up/down counter  
24-bit accumulator  
125  
125  
87  
95  
95  
83  
83  
MHz  
MHz  
MHz  
ns  
67  
58  
16-bit address decode  
16-to-1 multiplexer  
4.2  
6.6  
4.9  
7.9  
6.3  
9.5  
10  
ns  
3
All FLEX 8000 device packages provide four dedicated inputs for  
synchronous control signals with large fan-outs. Each I/O pin has an  
associated register on the periphery of the device. As outputs, these  
registers provide fast clock-to-output times; as inputs, they offer quick  
setup times.  
The logic and interconnections in the FLEX 8000 architecture are  
configured with CMOS SRAM elements. FLEX 8000 devices are  
configured at system power-up with data stored in an industry-standard  
parallel EPROM or an Altera serial configuration devices, or with data  
provided by a system controller. Altera offers the EPC1, EPC1213,  
EPC1064, and EPC1441 configuration devices, which configure  
FLEX 8000 devices via a serial data stream. Configuration data can also be  
stored in an industry-standard 32 K × 8 bit or larger configuration device,  
or downloaded from system RAM. After a FLEX 8000 device has been  
configured, it can be reconfigured in-circuit by resetting the device and  
loading new data. Because reconfiguration requires less than 100 ms, real-  
time changes can be made during system operation. For information on  
how to configure FLEX 8000 devices, go to the following documents:  
Configuration Devices for APEX & FLEX Devices Data Sheet  
BitBlaster Serial Download Cable Data Sheet  
ByteBlasterMV Parallel Port Download Cable Data Sheet  
Application Note 33 (Configuring FLEX 8000 Devices)  
Application Note 38 (Configuring Multiple FLEX 8000 Devices)  
Altera Corporation  
3

与EPF8452ATC100-3N相关器件

型号 品牌 描述 获取价格 数据表
EPF8452ATC100-4 ALTERA Programmable Logic Device Family

获取价格

EPF8452ATC100-4N INTEL Loadable PLD, CMOS, PQFP100, PLASTIC, TQFP-100

获取价格

EPF8452ATC100-4N ALTERA Programmable Logic Device Family

获取价格

EPF8452ATC100-A-3 ALTERA Loadable PLD, 1.8ns, CMOS, PQFP100, TQFP-100

获取价格

EPF8452ATI100-3 ALTERA Loadable PLD, CMOS, PQFP100, PLASTIC, TQFP-100

获取价格

EPF8452ATI100-A-3 ALTERA Loadable PLD, 1.8ns, CMOS, PQFP100, TQFP-100

获取价格