5秒后页面跳转
EPF8452ATC100-4 PDF预览

EPF8452ATC100-4

更新时间: 2024-02-12 01:16:51
品牌 Logo 应用领域
阿尔特拉 - ALTERA 可编程逻辑器件
页数 文件大小 规格书
62页 957K
描述
Programmable Logic Device Family

EPF8452ATC100-4 技术参数

是否Rohs认证: 符合生命周期:Obsolete
包装说明:LFQFP, TQFP100,.63SQReach Compliance Code:compliant
ECCN代码:EAR99HTS代码:8542.39.00.01
风险等级:5.19Is Samacsys:N
其他特性:336 LOGIC ELEMENTSJESD-30 代码:S-PQFP-G100
JESD-609代码:e3长度:14 mm
湿度敏感等级:3专用输入次数:4
I/O 线路数量:78输入次数:68
逻辑单元数量:336输出次数:68
端子数量:100最高工作温度:70 °C
最低工作温度:组织:4 DEDICATED INPUTS, 78 I/O
输出函数:REGISTERED封装主体材料:PLASTIC/EPOXY
封装代码:LFQFP封装等效代码:TQFP100,.63SQ
封装形状:SQUARE封装形式:FLATPACK, LOW PROFILE, FINE PITCH
峰值回流温度(摄氏度):260电源:3.3,3.3/5,5 V
可编程逻辑类型:LOADABLE PLD认证状态:Not Qualified
座面最大高度:1.27 mm子类别:Field Programmable Gate Arrays
最大供电电压:5.25 V最小供电电压:4.75 V
标称供电电压:5 V表面贴装:YES
技术:CMOS温度等级:COMMERCIAL
端子面层:Matte Tin (Sn)端子形式:GULL WING
端子节距:0.5 mm端子位置:QUAD
处于峰值回流温度下的最长时间:40宽度:14 mm
Base Number Matches:1

EPF8452ATC100-4 数据手册

 浏览型号EPF8452ATC100-4的Datasheet PDF文件第2页浏览型号EPF8452ATC100-4的Datasheet PDF文件第3页浏览型号EPF8452ATC100-4的Datasheet PDF文件第4页浏览型号EPF8452ATC100-4的Datasheet PDF文件第5页浏览型号EPF8452ATC100-4的Datasheet PDF文件第6页浏览型号EPF8452ATC100-4的Datasheet PDF文件第7页 
FLEX 8000  
Programmable Logic  
Device Family  
®
January 2003, ver. 11.1  
Data Sheet  
1
Low-cost, high-density, register-rich CMOS programmable logic  
device (PLD) family (see Table 1)  
Features...  
2,500 to 16,000 usable gates  
282 to 1,500 registers  
System-level features  
In-circuit reconfigurability (ICR) via external configuration  
devices or intelligent controller  
Fully compliant with the peripheral component interconnect  
Special Interest Group (PCI SIG) PCI Local Bus Specification,  
Revision 2.2 for 5.0-V operation  
Built-in Joint Test Action Group (JTAG) boundary-scan test (BST)  
circuitry compliant with IEEE Std. 1149.1-1990 on selected devices  
MultiVoltTM I/O interface enabling device core to run at 5.0 V,  
while I/O pins are compatible with 5.0-V and 3.3-V logic levels  
Low power consumption (typical specification is 0.5 mA or less in  
standby mode)  
3
Flexible interconnect  
FastTrack® Interconnect continuous routing structure for fast,  
predictable interconnect delays  
Dedicated carry chain that implements arithmetic functions such  
as fast adders, counters, and comparators (automatically used by  
software tools and megafunctions)  
Dedicated cascade chain that implements high-speed, high-fan-in  
logic functions (automatically used by software tools and  
megafunctions)  
Tri-state emulation that implements internal tri-state nets  
Powerful I/O pins  
Programmable output slew-rate control reduces switching noise  
Table 1. FLEX 8000 Device Features  
Feature  
EPF8282A  
EPF8282AV  
EPF8452A EPF8636A EPF8820A EPF81188A EPF81500A  
Usable gates  
2,500  
282  
26  
4,000  
452  
42  
6,000  
636  
63  
8,000  
820  
84  
12,000  
1,188  
126  
16,000  
1,500  
162  
Flipflops  
Logic array blocks (LABs)  
Logic elements (LEs)  
Maximum user I/O pins  
208  
78  
336  
120  
504  
136  
672  
152  
1,008  
184  
1,296  
208  
Altera Corporation  
1
DS-F8000-11.1  

与EPF8452ATC100-4相关器件

型号 品牌 描述 获取价格 数据表
EPF8452ATC100-4N INTEL Loadable PLD, CMOS, PQFP100, PLASTIC, TQFP-100

获取价格

EPF8452ATC100-4N ALTERA Programmable Logic Device Family

获取价格

EPF8452ATC100-A-3 ALTERA Loadable PLD, 1.8ns, CMOS, PQFP100, TQFP-100

获取价格

EPF8452ATI100-3 ALTERA Loadable PLD, CMOS, PQFP100, PLASTIC, TQFP-100

获取价格

EPF8452ATI100-A-3 ALTERA Loadable PLD, 1.8ns, CMOS, PQFP100, TQFP-100

获取价格

EPF8452GC-2 ALTERA Field Programmable Gate Array, 336-Cell, CMOS, CPGA160

获取价格