5秒后页面跳转
EPF10K100EQC208-2 PDF预览

EPF10K100EQC208-2

更新时间: 2024-01-08 07:39:24
品牌 Logo 应用领域
阿尔特拉 - ALTERA 时钟可编程逻辑
页数 文件大小 规格书
110页 1604K
描述
Loadable PLD, 0.5ns, CMOS, PQFP208, 30.60 X 30.60 MM, 0.50 MM PITCH, PLASTIC, QFP-208

EPF10K100EQC208-2 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Transferred零件包装代码:QFP
包装说明:FQFP,针数:208
Reach Compliance Code:compliantHTS代码:8542.39.00.01
风险等级:5.37其他特性:4992 LOGIC ELEMENTS
最大时钟频率:140 MHzJESD-30 代码:S-PQFP-G208
JESD-609代码:e3长度:28 mm
湿度敏感等级:3I/O 线路数量:147
端子数量:208最高工作温度:70 °C
最低工作温度:组织:147 I/O
输出函数:MIXED封装主体材料:PLASTIC/EPOXY
封装代码:FQFP封装形状:SQUARE
封装形式:FLATPACK, FINE PITCH峰值回流温度(摄氏度):245
可编程逻辑类型:LOADABLE PLD传播延迟:0.5 ns
认证状态:Not Qualified座面最大高度:4.1 mm
最大供电电压:2.625 V最小供电电压:2.375 V
标称供电电压:2.5 V表面贴装:YES
技术:CMOS温度等级:COMMERCIAL
端子面层:MATTE TIN (472) OVER COPPER端子形式:GULL WING
端子节距:0.5 mm端子位置:QUAD
处于峰值回流温度下的最长时间:40宽度:28 mm

EPF10K100EQC208-2 数据手册

 浏览型号EPF10K100EQC208-2的Datasheet PDF文件第2页浏览型号EPF10K100EQC208-2的Datasheet PDF文件第3页浏览型号EPF10K100EQC208-2的Datasheet PDF文件第4页浏览型号EPF10K100EQC208-2的Datasheet PDF文件第5页浏览型号EPF10K100EQC208-2的Datasheet PDF文件第6页浏览型号EPF10K100EQC208-2的Datasheet PDF文件第7页 
FLEX 10KE  
Embedded Programmable  
Logic Device  
®
January 2003, ver. 2.5  
Data Sheet  
Embedded programmable logic devices (PLDs), providing  
system-on-a-programmable-chip (SOPC) integration in a single  
device  
Features...  
Enhanced embedded array for implementing megafunctions  
such as efficient memory and specialized logic functions  
Dual-port capability with up to 16-bit width per embedded array  
block (EAB)  
Logic array for general logic functions  
High density  
30,000 to 200,000 typical gates (see Tables 1 and 2)  
Up to 98,304 RAM bits (4,096 bits per EAB), all of which can be  
used without reducing logic capacity  
System-level features  
MultiVoltTM I/ O pins can drive or be driven by 2.5-V, 3.3-V, or  
5.0-V devices  
Low power consumption  
Bidirectional I/ O performance (tSU and tCO) up to 212 MHz  
Fully compliant with the PCI Special Interest Group (PCI SIG)  
PCI Local Bus Specification, Revision 2.2 for 3.3-V operation at  
33 MHz or 66 MHz  
-1 speed grade devices are compliant with PCI Local Bus  
Specification, Revision 2.2, for 5.0-V operation  
Built-in Joint Test Action Group (JTAG) boundary-scan test  
(BST) circuitry compliant with IEEE Std. 1149.1-1990, available  
without consuming additional device logic  
For information on 5.0-V FLEX® 10K or 3.3-V FLEX 10KA devices, see the  
FLEX 10K Embedded Programmable Logic Family Data Sheet.  
f
Table 1. FLEX 10KE Device Features  
Feature  
EPF10K30E  
EPF10K50E  
EPF10K50S  
Typical gates (1)  
Maximum system gates  
Logic elements (LEs)  
EABs  
30,000  
119,000  
1,728  
6
50,000  
199,000  
2,880  
10  
Total RAM bits  
24,576  
220  
40,960  
254  
Maximum user I/O pins  
Altera Corporation  
1
DS-F10KE-2.5  

EPF10K100EQC208-2 替代型号

型号 品牌 替代类型 描述 数据表
EP1K100QC208-2N ALTERA

类似代替

Loadable PLD, 0.5ns, CMOS, PQFP208, PLASTIC, QFP-208
EPF10K130EQI240-2 ALTERA

功能相似

Loadable PLD, 0.5ns, CMOS, PQFP240, 34.60 X 34.60 MM, 0.50 MM PITCH, PLASTIC, QFP-240

与EPF10K100EQC208-2相关器件

型号 品牌 获取价格 描述 数据表
EPF10K100EQC208-2DX ETC

获取价格

ASIC
EPF10K100EQC208-2N ALTERA

获取价格

Loadable PLD, 0.5ns, CMOS, PQFP208, 30.60 X 30.60 MM, 0.50 MM PITCH, PLASTIC, QFP-208
EPF10K100EQC208-2X ALTERA

获取价格

Loadable PLD, 0.5ns, CMOS, PQFP208, 30.60 X 30.60 MM, 0.50 MM PITCH, PLASTIC, QFP-208
EPF10K100EQC208-2XN ALTERA

获取价格

Loadable PLD, 0.5ns, CMOS, PQFP208, 30.60 X 30.60 MM, 0.50 MM PITCH, PLASTIC, QFP-208
EPF10K100EQC208-3 ALTERA

获取价格

Loadable PLD, 0.7ns, CMOS, PQFP208, 30.60 X 30.60 MM, 0.50 MM PITCH, PLASTIC, QFP-208
EPF10K100EQC208-3DX ETC

获取价格

ASIC
EPF10K100EQC208-3N ALTERA

获取价格

Loadable PLD, 0.7ns, CMOS, PQFP208, 30.60 X 30.60 MM, 0.50 MM PITCH, PLASTIC, QFP-208
EPF10K100EQC240-1 ETC

获取价格

Field Programmable Gate Array (FPGA)
EPF10K100EQC240-1DX ETC

获取价格

ASIC
EPF10K100EQC240-1N ALTERA

获取价格

Loadable PLD, 0.4ns, CMOS, PQFP240, 34.60 X 34.60 MM, 0.50 MM PITCH, PLASTIC, QFP-240