5秒后页面跳转
EP610DC-30 PDF预览

EP610DC-30

更新时间: 2024-01-25 14:07:50
品牌 Logo 应用领域
阿尔特拉 - ALTERA 时钟LTE输入元件可编程逻辑
页数 文件大小 规格书
42页 285K
描述
UV PLD, 32ns, PAL-Type, CMOS, CDIP24, WINDOWED, CERDIP-24

EP610DC-30 技术参数

生命周期:Active包装说明:DIP,
Reach Compliance Code:unknownHTS代码:8542.39.00.01
风险等级:5.75其他特性:MACROCELLS INTERCONNECTED BY GLOBAL BUS; 16 MACROCELLS; 2 EXTERNAL CLOCKS
最大时钟频率:33.3 MHzJESD-30 代码:R-GDIP-T24
JESD-609代码:e0专用输入次数:4
I/O 线路数量:16端子数量:24
最高工作温度:70 °C最低工作温度:
组织:4 DEDICATED INPUTS, 16 I/O输出函数:MACROCELL
封装主体材料:CERAMIC, GLASS-SEALED封装代码:DIP
封装形状:RECTANGULAR封装形式:IN-LINE
可编程逻辑类型:UV PLD传播延迟:32 ns
最大供电电压:5.25 V最小供电电压:4.75 V
标称供电电压:5 V表面贴装:NO
技术:CMOS温度等级:COMMERCIAL
端子面层:TIN LEAD端子形式:THROUGH-HOLE
端子位置:DUALBase Number Matches:1

EP610DC-30 数据手册

 浏览型号EP610DC-30的Datasheet PDF文件第2页浏览型号EP610DC-30的Datasheet PDF文件第3页浏览型号EP610DC-30的Datasheet PDF文件第4页浏览型号EP610DC-30的Datasheet PDF文件第5页浏览型号EP610DC-30的Datasheet PDF文件第6页浏览型号EP610DC-30的Datasheet PDF文件第7页 
Classic  
EPLD Family  
®
May 1999, ver. 5  
Data Sheet  
Complete device family with logic densities of 300 to 900 usable gates  
(see Table 1)  
Device erasure and reprogramming with non-volatile EPROM  
configuration elements  
Fast pin-to-pin logic delays as low as 10 ns and counter frequencies  
as high as 100 MHz  
24 to 68 pins available in dual in-line package (DIP), plastic J-lead  
chip carrier (PLCC), pin-grid array (PGA), and small-outline  
integrated circuit (SOIC) packages  
Features  
Programmable security bit for protection of proprietary designs  
100% generically tested to provide 100% programming yield  
Programmable registers providing D, T, JK, and SR flipflops with  
individual clear and clock controls  
Software design support featuring the Altera® MAX+PLUS® II  
development system on Windows-based PCs, as well as  
Sun SPARCstation, HP 9000 Series 700/800, IBM RISC System/6000  
workstations, and third-party development systems  
Programming support with Altera’s Master Programming Unit  
(MPU); programming hardware from Data I/O, BP Microsystems,  
and other third-party programming vendors  
Additional design entry and simulation support provided by EDIF,  
library of parameterized modules (LPM), Verilog HDL, VHDL, and  
other interfaces to popular EDA tools from manufacturers such as  
Cadence, Exemplar Logic, Mentor Graphics, OrCAD, Synopsys,  
Synplicity, and VeriBest  
Table 1. Classic Device Features  
Feature EP610  
EP910  
EP910I  
EP1810  
EP610I  
Usable gates  
300  
16  
450  
24  
900  
48  
64  
20  
50  
Macrocells  
Maximum user I/O pins  
22  
38  
t
f
(ns)  
10  
12  
PD  
(MHz)  
100  
76.9  
CNT  
Altera Corporation  
745  
A-DS-CLASSIC-05  

与EP610DC-30相关器件

型号 品牌 获取价格 描述 数据表
EP610DC-35 ROCHESTER

获取价格

High-performance, 16-macrocell Classic EPLD Pipelined data rates of up to 100 MHz
EP610DC-35 ALTERA

获取价格

UV PLD, 37ns, PAL-Type, CMOS, CDIP24, WINDOWED, CERDIP-24
EP610DI10 ETC

获取价格

ASIC
EP610DI-15 ALTERA

获取价格

UV PLD, 15ns, CDIP24, WINDOWED, CERDIP-24
EP610DI-20 ALTERA

获取价格

UV PLD, 22ns, CMOS, CDIP24, WINDOWED, CERDIP-24
EP610DI24-20 ALTERA

获取价格

UV PLD, 22ns, CMOS, CDIP24, WINDOWED, CERDIP-24
EP610DI25 ETC

获取价格

ASIC
EP610DI-25 ALTERA

获取价格

UV PLD, 25ns, CDIP24, WINDOWED, CERDIP-24
EP610DI-30 ROCHESTER

获取价格

High-performance, 16-macrocell Classic EPLD Pipelined data rates of up to 100 MHz
EP610DI-35 ALTERA

获取价格

UV PLD, 37ns, PAL-Type, CMOS, CDIP24, WINDOWED, CERDIP-24