5秒后页面跳转
EM6603SO24A PDF预览

EM6603SO24A

更新时间: 2024-01-18 16:17:27
品牌 Logo 应用领域
其他 - ETC 微控制器光电二极管
页数 文件大小 规格书
39页 670K
描述
Microcontroller

EM6603SO24A 技术参数

生命周期:Obsolete包装说明:SOP, SOP24,.4
Reach Compliance Code:unknown风险等级:5.84
Is Samacsys:N位大小:4
JESD-30 代码:R-PDSO-G24端子数量:24
最高工作温度:85 °C最低工作温度:-20 °C
封装主体材料:PLASTIC/EPOXY封装代码:SOP
封装等效代码:SOP24,.4封装形状:RECTANGULAR
封装形式:SMALL OUTLINE电源:1.5/3 V
认证状态:Not QualifiedRAM(字节):48
ROM(单词):2048ROM可编程性:MROM
速度:0.032 MHz子类别:Microcontrollers
最大压摆率:0.0045 mA表面贴装:YES
技术:CMOS温度等级:OTHER
端子形式:GULL WING端子节距:1.27 mm
端子位置:DUALBase Number Matches:1

EM6603SO24A 数据手册

 浏览型号EM6603SO24A的Datasheet PDF文件第3页浏览型号EM6603SO24A的Datasheet PDF文件第4页浏览型号EM6603SO24A的Datasheet PDF文件第5页浏览型号EM6603SO24A的Datasheet PDF文件第7页浏览型号EM6603SO24A的Datasheet PDF文件第8页浏览型号EM6603SO24A的Datasheet PDF文件第9页 
EM6603  
3
Reset  
To initialize the EM6603, a system RESET must be executed. There are four methods of doing this:  
(1)  
(2)  
(3)  
Initial RESET from the oscillation detection circuit.  
External RESET from the RESET PIN.  
External RESET by simultaneous high input to terminals PA0..PA3.  
(Combinations defined by metal option)  
(4)  
Watchdog RESET (software option).  
During any of these RESET’s the STB/RST output pin is high.  
Figure 5.System reset generation  
3.1 Oscillation detection circuit  
At power on, the built-in voltage regulator starts to follow the supply voltage until Vdd becomes higher than Vreg.  
Since it is Vreg which supplies the oscillator and this needs time to stabilise, Power-On-Reset with the oscillation  
detection circuit therefore counts the first 32768 oscillator clocks after power-on and holds the system in RESET.  
The system will consequently remain in RESET for at least one second after power up.  
After power up the Analogue Watchdog circuit monitors the oscillator. If it stops for any reason other then SLEEP  
mode, then a RESET is generated and the STB/RST pin is driven high.  
3.2 Reset Pin  
During active or STANDBY mode the RESET terminal has a debouncer to reject noise and therefore must be  
active high for at least 2ms or 16ms (CLK = 32kHz) - software selectable by DebCK in CIRQD register. (see  
Table 31)  
At power on, or when cancelling SLEEP mode, the debouncer is not active and so RESET must satisfy the filter  
time constant (typ. 1µsec) such that the RESET must be active high for at least 2µsec.  
03/02 REV. G/439  
6
www.emmicroelectronic.com  
Copyright 2002, EM Microelectronic-Marin SA  

与EM6603SO24A相关器件

型号 品牌 描述 获取价格 数据表
EM6603SO24B ETC Microcontroller

获取价格

EM6603TP24B ETC Microcontroller

获取价格

EM6603WP11 EMMICRO Ultra Low Power Multi I/O Microcontroller

获取价格

EM6603WP27 EMMICRO Ultra Low Power Multi I/O Microcontroller

获取价格

EM6603WS11 EMMICRO Ultra Low Power Multi I/O Microcontroller

获取价格

EM6603WS27 EMMICRO Ultra Low Power Multi I/O Microcontroller

获取价格