5秒后页面跳转
EBD11UD8ADDA-E PDF预览

EBD11UD8ADDA-E

更新时间: 2022-11-25 15:23:22
品牌 Logo 应用领域
尔必达 - ELPIDA 动态存储器双倍数据速率
页数 文件大小 规格书
19页 213K
描述
1GB DDR SDRAM SO-DIMM (128M words x64 bits, 2 Ranks)

EBD11UD8ADDA-E 数据手册

 浏览型号EBD11UD8ADDA-E的Datasheet PDF文件第3页浏览型号EBD11UD8ADDA-E的Datasheet PDF文件第4页浏览型号EBD11UD8ADDA-E的Datasheet PDF文件第5页浏览型号EBD11UD8ADDA-E的Datasheet PDF文件第7页浏览型号EBD11UD8ADDA-E的Datasheet PDF文件第8页浏览型号EBD11UD8ADDA-E的Datasheet PDF文件第9页 
EBD11UD8ADDA-E  
Byte No. Function described  
Minimum row active to row active delay  
Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0 Hex value  
Comments  
12ns  
28  
29  
30  
(tRRD)  
0
0
1
1
0
0
0
0
30H  
-6B  
-7A, -7B  
0
0
0
0
1
1
1
0
0
1
0
1
1
1
0
1
0
0
0
0
0
0
0
0
3CH  
48H  
50H  
15ns  
18ns  
20ns  
Minimum /RAS to /CAS delay (tRCD)  
-6B  
-7A, -7B  
Minimum active to precharge time  
(tRAS)  
-6B  
0
0
1
0
1
0
1
0
2AH  
42ns  
-7A, -7B  
0
1
0
0
1
0
0
0
1
0
1
0
0
0
1
0
2DH  
80H  
45ns  
31  
32  
Module rank density  
512M bytes  
Address and command setup time  
before clock (tIS)  
-6B  
0
1
0
1
0
1
1
0
1
1
1
1
0
0
0
1
0
1
0
0
0
1
0
1
75H  
90H  
75H  
0.75ns*1  
0.9ns*1  
0.75ns*1  
-7A, -7B  
Address and command hold time after  
clock (tIH)  
-6B  
33  
-7A, -7B  
1
0
0
0
0
1
1
1
0
0
0
0
1
0
1
0
0
0
0
0
0
1
0
1
0
0
0
0
0
1
0
1
90H  
45H  
50H  
45H  
0.9ns*1  
0.45ns*1  
0.5ns*1  
0.45ns*1  
Data input setup time before clock (tDS)  
-6B  
-7A, -7B  
Data input hold time after clock (tDH)  
-6B  
-7A, -7B  
34  
35  
0
0
1
0
0
0
1
0
0
0
0
0
0
0
0
0
50H  
00H  
0.5ns*1  
36 to 40 Superset information  
Future use  
Active command period (tRC)  
41  
0
0
0
1
1
0
1
0
1
0
1
0
0
0
0
1
3CH  
41H  
60ns*1  
65ns*1  
-6B  
-7A, -7B  
Auto refresh to active/  
Auto refresh command cycle (tRFC)  
-6B  
42  
0
1
0
0
1
0
0
0
48H  
72ns*1  
-7A, -7B  
0
0
1
0
0
1
0
1
1
0
0
0
1
0
1
0
4BH  
30H  
75ns*1  
12ns*1  
43  
44  
SDRAM tCK cycle max. (tCK max.)  
Dout to DQS skew  
-6B  
-7A, -7B  
Data hold skew (tQHS)  
-6B  
0
0
0
0
0
1
1
1
0
0
1
1
1
0
0
1
0
1
0
1
0
1
0
1
2DH  
32H  
55H  
450ps*1  
500ps*1  
550ps*1  
45  
-7A, -7B  
0
0
0
1
0
0
1
0
0
1
0
0
0
0
0
1
0
0
0
0
0
1
0
0
75H  
00H  
00H  
750ps*1  
46 to 61 Superset information  
Future use  
62  
SPD Revision  
Checksum for bytes 0 to 62  
-6B  
63  
0
1
0
0
0
0
1
0
42H  
66  
-7A  
1
0
0
0
1
0
1
0
1
1
1
0
1
1
1
1
1
0
1
0
1
1
1
0
1
0
1
1
1
0
0
1
1
1
1
0
0
0
1
1
1
0
1
0
1
1
0
0
F9H  
24H  
7FH  
7FH  
FEH  
00H  
249  
36  
-7B  
64  
65  
66  
Manufacturer’s JEDEC ID code  
Manufacturer’s JEDEC ID code  
Manufacturer’s JEDEC ID code  
Elpida Memory  
67 to 71 Manufacturer’s JEDEC ID code  
Data Sheet E0603E10 (Ver. 1.0)  
6

与EBD11UD8ADDA-E相关器件

型号 品牌 描述 获取价格 数据表
EBD11UD8ADFB ELPIDA 1GB Unbuffered DDR SDRAM DIMM (128M words x64 bits, 2 Ranks)

获取价格

EBD11UD8ADFB-5 ELPIDA 1GB Unbuffered DDR SDRAM DIMM (128M words x64 bits, 2 Ranks)

获取价格

EBD11UD8ADFB-5B ELPIDA 1GB Unbuffered DDR SDRAM DIMM (128M words x64 bits, 2 Ranks)

获取价格

EBD11UD8ADFB-5B-E ELPIDA 暂无描述

获取价格

EBD11UD8ADFB-5C ELPIDA 1GB Unbuffered DDR SDRAM DIMM (128M words x64 bits, 2 Ranks)

获取价格

EBD11UD8ADFB-5C-E ELPIDA DDR DRAM Module, 128MX64, 0.7ns, CMOS, DIMM-184

获取价格