5秒后页面跳转
DS3174N PDF预览

DS3174N

更新时间: 2024-02-22 07:15:40
品牌 Logo 应用领域
达拉斯 - DALLAS /
页数 文件大小 规格书
232页 2033K
描述
Single/Dual/Triple/Quad DS3/E3 Single-Chip Transceivers

DS3174N 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Obsolete零件包装代码:BGA
包装说明:27 X 27 MM, 1.27 MM PITCH, LEAD FREE, CSBGA-400针数:400
Reach Compliance Code:compliantHTS代码:8542.39.00.01
风险等级:5.82JESD-30 代码:S-PBGA-B400
JESD-609代码:e1长度:27 mm
湿度敏感等级:3功能数量:1
端子数量:400最高工作温度:70 °C
最低工作温度:封装主体材料:PLASTIC/EPOXY
封装代码:BGA封装等效代码:BGA400,20X20,50
封装形状:SQUARE封装形式:GRID ARRAY
峰值回流温度(摄氏度):260电源:3.3 V
认证状态:Not Qualified座面最大高度:2.54 mm
子类别:Other Telecom ICs最大压摆率:0.725 mA
标称供电电压:3.3 V表面贴装:YES
电信集成电路类型:FRAMER温度等级:COMMERCIAL
端子面层:Tin/Silver/Copper (Sn/Ag/Cu)端子形式:BALL
端子节距:1.27 mm端子位置:BOTTOM
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:27 mm
Base Number Matches:1

DS3174N 数据手册

 浏览型号DS3174N的Datasheet PDF文件第3页浏览型号DS3174N的Datasheet PDF文件第4页浏览型号DS3174N的Datasheet PDF文件第5页浏览型号DS3174N的Datasheet PDF文件第7页浏览型号DS3174N的Datasheet PDF文件第8页浏览型号DS3174N的Datasheet PDF文件第9页 
DS3171/DS3172/DS3173/DS3174  
10.10.4 Transmit Line Interface ...................................................................................................................... 105  
10.10.5 Receive Line Interface ....................................................................................................................... 105  
10.10.6 B3ZS/HDB3 Decoder......................................................................................................................... 105  
10.11 BERT......................................................................................................................................................... 107  
10.11.1 General Description ........................................................................................................................... 107  
10.11.2 Features ............................................................................................................................................. 107  
10.11.3 Configuration and Monitoring............................................................................................................. 107  
10.11.4 Receive Pattern Detection ................................................................................................................. 108  
10.11.5 Transmit Pattern Generation.............................................................................................................. 110  
10.12 LIU – LINE INTERFACE UNIT ........................................................................................................................ 111  
10.12.1 General Description ........................................................................................................................... 111  
10.12.2 Features ............................................................................................................................................. 111  
10.12.3 Detailed Description........................................................................................................................... 112  
10.12.4 Transmitter......................................................................................................................................... 112  
10.12.5 Receiver ............................................................................................................................................. 113  
11 OVERALL REGISTER MAP  
12 REGISTER MAPS AND DESCRIPTIONS  
116  
119  
12.1 REGISTERS BIT MAPS.................................................................................................................................. 119  
12.1.1 Global Register Bit Map ..................................................................................................................... 119  
12.1.2 HDLC Register Bit Map...................................................................................................................... 122  
12.1.3 T3 Register Bit Map ........................................................................................................................... 124  
12.1.4 E3 G.751 Register Bit Map ................................................................................................................ 124  
12.1.5 E3 G.832 Register Bit Map ................................................................................................................ 125  
12.1.6 Clear Channel Register Bit Map ........................................................................................................ 126  
12.2 GLOBAL REGISTERS .................................................................................................................................... 127  
12.2.1 Register Bit Descriptions.................................................................................................................... 127  
12.3 PER PORT COMMON.................................................................................................................................... 135  
12.3.1 Register Bit Descriptions.................................................................................................................... 135  
12.4 BERT......................................................................................................................................................... 146  
12.4.1 BERT Register Map ........................................................................................................................... 146  
12.4.2 BERT Register Bit Descriptions......................................................................................................... 146  
12.5 B3ZS/HDB3 LINE ENCODER/DECODER....................................................................................................... 153  
12.5.1 Transmit Side Line Encoder/Decoder Register Map ......................................................................... 153  
12.5.2 Receive Side Line Encoder/Decoder Register Map .......................................................................... 154  
12.6 HDLC......................................................................................................................................................... 158  
12.6.1 HDLC Transmit Side Register Map.................................................................................................... 158  
12.6.2 HDLC Receive Side Register Map..................................................................................................... 161  
12.7 FEAC CONTROLLER ................................................................................................................................... 165  
12.7.1 FEAC Transmit Side Register Map.................................................................................................... 165  
12.7.2 FEAC Receive Side Register Map..................................................................................................... 167  
12.8 TRAIL TRACE............................................................................................................................................... 170  
12.8.1 Trail Trace Transmit Side................................................................................................................... 170  
12.8.2 Trail Trace Receive Side Register Map ............................................................................................. 171  
12.9 DS3/E3 FRAMER ........................................................................................................................................ 176  
12.9.1 Transmit DS3 ..................................................................................................................................... 176  
12.9.2 Receive DS3 Register Map................................................................................................................ 178  
12.9.3 Transmit G.751 E3............................................................................................................................. 186  
12.9.4 Receive G.751 E3 Register Map ....................................................................................................... 188  
12.9.5 Transmit G.832 E3 Register Map ...................................................................................................... 193  
12.9.6 Receive G.832 E3 Register Map ....................................................................................................... 196  
12.9.7 Transmit Clear Channel ..................................................................................................................... 204  
12.9.8 Receive Clear Channel ...................................................................................................................... 205  
13 JTAG INFORMATION  
207  
13.1 JTAG DESCRIPTION.................................................................................................................................... 207  
13.2 JTAG TAP CONTROLLER STATE MACHINE DESCRIPTION ............................................................................. 207  
13.3 JTAG INSTRUCTION REGISTER AND INSTRUCTIONS ...................................................................................... 209  
6 of 230  

与DS3174N相关器件

型号 品牌 描述 获取价格 数据表
DS-318 TE Plug-In Two Way Power Divider 5 - 500 MHz

获取价格

DS3181 DALLAS Single/Dual/Triple/Quad ATM/Packet PHYs with Built-In LIU

获取价格

DS3181+ DALLAS 暂无描述

获取价格

DS3181N DALLAS Single/Dual/Triple/Quad ATM/Packet PHYs with Built-In LIU

获取价格

DS3181N+ DALLAS ATM Network Interface, 1-Func, PBGA400, 27 X 27 MM, 1.27 MM PITCH, LEAD FREE, CSBGA-400

获取价格

DS3182 DALLAS Single/Dual/Triple/Quad ATM/Packet PHYs with Built-In LIU

获取价格