5秒后页面跳转
DS3174 PDF预览

DS3174

更新时间: 2024-01-20 14:09:43
品牌 Logo 应用领域
达拉斯 - DALLAS 电信集成电路
页数 文件大小 规格书
232页 2033K
描述
Single/Dual/Triple/Quad DS3/E3 Single-Chip Transceivers

DS3174 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Obsolete零件包装代码:BGA
包装说明:27 X 27 MM, 1.27 MM PITCH, LEAD FREE, CSBGA-400针数:400
Reach Compliance Code:compliantHTS代码:8542.39.00.01
风险等级:5.82JESD-30 代码:S-PBGA-B400
JESD-609代码:e1长度:27 mm
湿度敏感等级:3功能数量:1
端子数量:400最高工作温度:70 °C
最低工作温度:封装主体材料:PLASTIC/EPOXY
封装代码:BGA封装等效代码:BGA400,20X20,50
封装形状:SQUARE封装形式:GRID ARRAY
峰值回流温度(摄氏度):260电源:3.3 V
认证状态:Not Qualified座面最大高度:2.54 mm
子类别:Other Telecom ICs最大压摆率:0.725 mA
标称供电电压:3.3 V表面贴装:YES
电信集成电路类型:FRAMER温度等级:COMMERCIAL
端子面层:Tin/Silver/Copper (Sn/Ag/Cu)端子形式:BALL
端子节距:1.27 mm端子位置:BOTTOM
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:27 mm
Base Number Matches:1

DS3174 数据手册

 浏览型号DS3174的Datasheet PDF文件第1页浏览型号DS3174的Datasheet PDF文件第3页浏览型号DS3174的Datasheet PDF文件第4页浏览型号DS3174的Datasheet PDF文件第5页浏览型号DS3174的Datasheet PDF文件第6页浏览型号DS3174的Datasheet PDF文件第7页 
DS3171/DS3172/DS3173/DS3174  
Cꢀ Pin Compatible with the DS318x Family of  
Devices and the DS316x Family of Devices  
Cꢀ 8-/16-Bit Generic Microprocessor Interface  
Cꢀ Low-Power (~1.73W) 3.3V Operation (5V  
Tolerant I/O)  
FEATURES (CONTINUED)  
Cꢀ Loopbacks Include Line, Diagnostic, Framer,  
Payload, and Analog with Capabilities to Insert  
AIS in the Directions Away from Loopback  
Directions  
Cꢀ Small High-Density Thermally Enhanced Chip-  
Scale BGA Packaging (TE-CSBGA) with 1.27mm  
Pin Pitch  
Cꢀ Ports can be Disabled to Reduce Power  
Cꢀ Integrated Clock Rate Adapter to Generate the  
Remaining Internally Required 44.736MHz (DS3)  
and 34.368MHz (E3) from a Single Clock  
Reference Source at One of Three Standard  
Frequencies (DS3, E3, STS-1)  
Cꢀ Industrial Temperature Operation: -40°C to  
+85°C  
Cꢀ IEEE1149.1 JTAG Test Port  
DETAILED DESCRIPTION  
The DS3171 (single), DS3172 (dual), DS3173 (triple), and DS3174 (quad) perform framing, formatting, and line  
transmission and reception. These devices contain integrated LIU(s), framer/formatter for M23 DS3, C-bit DS3,  
G.751 E3, G.832 E3, or a combination of the above signal formats.  
Each LIU has independent receive and transmit paths. The receiver LIU block performs clock and data recovery  
from a B3ZS- or HDB3-coded AMI signal and monitors for loss of the incoming signal, or can be bypassed for  
direct clock and data inputs. The receiver LIU block optionally performs B3ZS/HDB3 decoding. The transmitter LIU  
drives standard pulse-shape waveforms onto 75coaxial cable or can be bypassed for direct clock and data  
outputs. The jitter attenuator can be placed in either transmit or receive data path when the LIU is enabled. The  
DS3/E3 framers transmit and receive serial data in properly formatted M23 DS3, C-bit DS3, G.751 E3, or G.832 E3  
data streams. Unused functions can be powered down to reduce device power. The DS317x DS3/E3 SCTs  
conform to the telecommunications standards listed in Section 4.  
2 of 230  

与DS3174相关器件

型号 品牌 描述 获取价格 数据表
DS3174+ MAXIM Framer, PBGA400, 27 X 27 MM, 1.27 MM PITCH, LEAD FREE, CSBGA-400

获取价格

DS3174N DALLAS Single/Dual/Triple/Quad DS3/E3 Single-Chip Transceivers

获取价格

DS-318 TE Plug-In Two Way Power Divider 5 - 500 MHz

获取价格

DS3181 DALLAS Single/Dual/Triple/Quad ATM/Packet PHYs with Built-In LIU

获取价格

DS3181+ DALLAS 暂无描述

获取价格

DS3181N DALLAS Single/Dual/Triple/Quad ATM/Packet PHYs with Built-In LIU

获取价格