DS3146/DS3146/DS31412 6-/8-/12-Channel DS3/E3 Framers
LIST OF FIGURES
Figure 1-1. Block Diagram....................................................................................................................... 6
Figure 2-1. Application Example: 12-Port Unchannelized DS3/E3 Card .................................................. 6
Figure 5-1. Transmit Formatter Timing .................................................................................................. 11
Figure 5-2. Receive Framer Timing ....................................................................................................... 13
Figure 6-1. Status Register Interrupt Flow ............................................................................................. 17
Figure 7-1. Transmit Data Block Diagram.............................................................................................. 18
Figure 7-2. Transmit Clock Block Diagram ............................................................................................ 19
Figure 7-3. Receiver Block Diagram...................................................................................................... 19
Figure 7-4. MSR Status Bit Interrupt Signal Flow................................................................................... 32
Figure 7-5. T3E3SR Status Bit Interrupt Signal Flow ............................................................................. 40
Figure 7-6. BERT Status Bit Interrupt Signal Flow................................................................................. 51
Figure 7-7. HDLC Status Bit Interrupt Signal Flow................................................................................. 60
Figure 7-8. FEAC Status Bit Interrupt Signal Flow................................................................................. 66
Figure 9-1. JTAG Block Diagram........................................................................................................... 70
Figure 9-2. JTAG TAP Controller State Machine ................................................................................... 71
Figure 11-1. Data Path Timing Diagram ................................................................................................ 76
Figure 11-2. TCCLK Data Path Timing Diagram.................................................................................... 76
Figure 11-3. Line Loopback Timing Diagram......................................................................................... 77
Figure 11-4. SCLK Clock Timing ........................................................................................................... 78
Figure 11-5. Microprocessor Interface Timing Diagram (Nonmultiplexed).............................................. 79
Figure 11-6. Microprocessor Interface Timing Diagram (Multiplexed).................................................... 81
Figure 11-7. JTAG Interface Timing Diagram ........................................................................................ 83
Figure 12-1. DS3146 Pin Configuration................................................................................................. 85
Figure 12-2. DS3148 Pin Configuration................................................................................................. 86
Figure 12-3. DS31412 Pin Configuration ............................................................................................... 87
4 of 89