ABRIDGED DATA SHEET
DS2465
SHA-256 Coprocessor with 1-Wire Master Function
1-Wire PORT
CONFIGURATION
AND TIMING
REGISTERS
V
T-TIME OSCILLATOR
CC
2
I C
SDA
SCL
IO
LINE
TRANSCEIVER
INTERFACE
CONTROLLER
IO
CONTROLLER
SLPZ
GND
1-Wire MASTER
STATUS REGISTER
1-WIRE READ
DATA REGISTER
SCRATCHPAD
Refer to the full data sheet for this
information.
DS2465
USER EEPROM
PAGES
Refer to the full
data sheet.
Figure 1. Block Diagram
volatile. It contains factory-programmed device identi-
fication data, a personality byte, and the user memory
pages.
Memory
Figure 2 shows the memory organization of the DS2465.
The memory begins at address 00h with the input
scratchpad. The register section follows at address 60h.
Addresses 00 to 6F
Refer to the full data sheet for this information.
are implemented as
volatile SRAM. The 1-Wire port configuration settings
have default values that are loaded automatically during
power-on. The address range 70h and higher is non-
����������������������������������������������������������������� Maxim Integrated Products
6