DS2408
System Requirement
Note 1:
Note 2:
Maximum allowable pullup resistance is a function of the number of 1-Wire devices in the
system and 1-Wire recovery times. The specified value here applies to systems with only one
device and with the minimum 1-Wire recovery times. For more heavily loaded systems, an
active pullup such as that found in the DS2480B may be required.
If a 2.2kꢀ resistor is used to pull up the data line to VPUP, 5µs after power has been applied,
the parasite capacitance does not affect normal communications.
Guaranteed by design—not production tested.
Note 3:
Note 4:
Note 5:
Note 6:
Note 7:
VTL, VTH are a function of the internal supply voltage.
Voltage below which, during a falling edge on I/O, a logic '0' is detected.
The voltage on I/O needs to be less or equal to VILMAX whenever the master drives the line
low.
Voltage above which, during a rising edge on I/O, a logic '1' is detected.
After VTH is crossed during a rising edge on I/O, the voltage on I/O has to drop by VHY to be
detected as logic '0'.
Note 8:
Note 9:
The I-V characteristic is linear for voltages less than 1V.
Note 10:
Note 11:
The earliest recognition of a negative edge is possible at tREH after VTH has been reached
before.
Highlighted numbers are NOT in compliance with the published 1-Wire standards. See
comparison table below.
Note 12:
Note 13:
Interval during the negative edge on I/O at the beginning of a presence detect pulse between
the time at which the voltage is 90% of VPUP and the time at which the voltage is 10% of
VPUP
.
Note 14:
Note 15:
Note 16:
ꢁ represents the time required for the pullup circuitry to pull the voltage on I/O up from VIL
to VTH.
ꢂ represents the time required for the pullup circuitry to pull the voltage on I/O up from VIL
to the input high threshold of the bus master.
Interval during the device-generated negative edge on any PIO pin or the RSTZ pin between
the time at which the voltage is 90% of VPUP and the time at which the voltage is 10% of
V
PUP. PIO pullup resistor = 2.2kꢀ.
Width of the narrowest pulse which trips the activity latch (for any PIO pin) or causes a reset
(for the RSTZ pin). For a pulse duration tPW: If tPW < tPWMIN(min), the pulse will be rejected. If
Note 17:
Note 18:
t
PWMIN(min) < tPW < tPWMIN(max), the pulse may or may not be rejected. If tPW > tPWMIN(max) the
pulse will be recognized and latched.
Maximum instantaneous pulldown current through all port pins and the RSTZ pin combined.
No requirement for current balance among different pins.
STANDARD VALUES
DS2408 VALUES
PARAMETER
NAME
STANDARD
SPEED
OVERDRIVE
SPEED
STANDARD
SPEED
MIN MAX
OVERDRIVE
SPEED
MIN
MAX
(undef.)
(undef.)
60µs
240µs
120µs
60µs
MIN
7µs
MAX
MIN
10µs
53µs
2µs
MAX
(undef.)
80µs
7µs
tSLOT (incl. tREC
tRSTL
)
61µs
480µs
15µs
60µs
60µs
15µs
(undef.) 65µs 1) (undef.)
48µs
2µs
80µs
6µs
24µs
16µs
6µs
660µs
15µs
60µs
60µs
15µs
720µs
60µs
280µs
120µs
60µs
tPDH
tPDL
tW0L
8µs
6µs
7µs
27µs
13µs
8µs
8µs
tSLS, tSPD
2µs
1.8µs
1) Intentional change, longer recovery-time requirement due to modified 1-Wire front end.
4 of 36