5秒后页面跳转
DS2408S/T&R PDF预览

DS2408S/T&R

更新时间: 2024-01-09 03:08:49
品牌 Logo 应用领域
美信 - MAXIM 光电二极管外围集成电路
页数 文件大小 规格书
36页 539K
描述
Parallel I/O Port, 8 I/O, CMOS, PDSO16, 0.150 INCH, SOP-16

DS2408S/T&R 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
零件包装代码:SOIC包装说明:0.150 INCH, SOP-16
针数:16Reach Compliance Code:not_compliant
ECCN代码:EAR99HTS代码:8542.39.00.01
风险等级:5.36JESD-30 代码:R-PDSO-G16
JESD-609代码:e0长度:9.9 mm
I/O 线路数量:8端口数量:1
端子数量:16最高工作温度:85 °C
最低工作温度:-40 °C封装主体材料:PLASTIC/EPOXY
封装代码:SOP封装形状:RECTANGULAR
封装形式:SMALL OUTLINE峰值回流温度(摄氏度):245
认证状态:Not Qualified座面最大高度:1.75 mm
最大供电电压:5.25 V最小供电电压:2.8 V
标称供电电压:5 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子面层:Tin/Lead (Sn/Pb)端子形式:GULL WING
端子节距:1.27 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:3.9 mm
uPs/uCs/外围集成电路类型:PARALLEL IO PORT, GENERAL PURPOSEBase Number Matches:1

DS2408S/T&R 数据手册

 浏览型号DS2408S/T&R的Datasheet PDF文件第1页浏览型号DS2408S/T&R的Datasheet PDF文件第2页浏览型号DS2408S/T&R的Datasheet PDF文件第3页浏览型号DS2408S/T&R的Datasheet PDF文件第5页浏览型号DS2408S/T&R的Datasheet PDF文件第6页浏览型号DS2408S/T&R的Datasheet PDF文件第7页 
DS2408  
System Requirement  
Note 1:  
Note 2:  
Maximum allowable pullup resistance is a function of the number of 1-Wire devices in the  
system and 1-Wire recovery times. The specified value here applies to systems with only one  
device and with the minimum 1-Wire recovery times. For more heavily loaded systems, an  
active pullup such as that found in the DS2480B may be required.  
If a 2.2kresistor is used to pull up the data line to VPUP, 5µs after power has been applied,  
the parasite capacitance does not affect normal communications.  
Guaranteed by design—not production tested.  
Note 3:  
Note 4:  
Note 5:  
Note 6:  
Note 7:  
VTL, VTH are a function of the internal supply voltage.  
Voltage below which, during a falling edge on I/O, a logic '0' is detected.  
The voltage on I/O needs to be less or equal to VILMAX whenever the master drives the line  
low.  
Voltage above which, during a rising edge on I/O, a logic '1' is detected.  
After VTH is crossed during a rising edge on I/O, the voltage on I/O has to drop by VHY to be  
detected as logic '0'.  
Note 8:  
Note 9:  
The I-V characteristic is linear for voltages less than 1V.  
Note 10:  
Note 11:  
The earliest recognition of a negative edge is possible at tREH after VTH has been reached  
before.  
Highlighted numbers are NOT in compliance with the published 1-Wire standards. See  
comparison table below.  
Note 12:  
Note 13:  
Interval during the negative edge on I/O at the beginning of a presence detect pulse between  
the time at which the voltage is 90% of VPUP and the time at which the voltage is 10% of  
VPUP  
.
Note 14:  
Note 15:  
Note 16:  
represents the time required for the pullup circuitry to pull the voltage on I/O up from VIL  
to VTH.  
represents the time required for the pullup circuitry to pull the voltage on I/O up from VIL  
to the input high threshold of the bus master.  
Interval during the device-generated negative edge on any PIO pin or the RSTZ pin between  
the time at which the voltage is 90% of VPUP and the time at which the voltage is 10% of  
V
PUP. PIO pullup resistor = 2.2k.  
Width of the narrowest pulse which trips the activity latch (for any PIO pin) or causes a reset  
(for the RSTZ pin). For a pulse duration tPW: If tPW < tPWMIN(min), the pulse will be rejected. If  
Note 17:  
Note 18:  
t
PWMIN(min) < tPW < tPWMIN(max), the pulse may or may not be rejected. If tPW > tPWMIN(max) the  
pulse will be recognized and latched.  
Maximum instantaneous pulldown current through all port pins and the RSTZ pin combined.  
No requirement for current balance among different pins.  
STANDARD VALUES  
DS2408 VALUES  
PARAMETER  
NAME  
STANDARD  
SPEED  
OVERDRIVE  
SPEED  
STANDARD  
SPEED  
MIN MAX  
OVERDRIVE  
SPEED  
MIN  
MAX  
(undef.)  
(undef.)  
60µs  
240µs  
120µs  
60µs  
MIN  
7µs  
MAX  
MIN  
10µs  
53µs  
2µs  
MAX  
(undef.)  
80µs  
7µs  
tSLOT (incl. tREC  
tRSTL  
)
61µs  
480µs  
15µs  
60µs  
60µs  
15µs  
(undef.) 65µs 1) (undef.)  
48µs  
2µs  
80µs  
6µs  
24µs  
16µs  
6µs  
660µs  
15µs  
60µs  
60µs  
15µs  
720µs  
60µs  
280µs  
120µs  
60µs  
tPDH  
tPDL  
tW0L  
8µs  
6µs  
7µs  
27µs  
13µs  
8µs  
8µs  
tSLS, tSPD  
2µs  
1.8µs  
1) Intentional change, longer recovery-time requirement due to modified 1-Wire front end.  
4 of 36  

与DS2408S/T&R相关器件

型号 品牌 描述 获取价格 数据表
DS2408S/T&R MAXIM 1-Wire 8-Channel Addressable Switch

获取价格

DS2408S/TR DALLAS Micro Peripheral IC,

获取价格

DS2408S+ MAXIM Parallel I/O Port, 8 I/O, CMOS, PDSO16, 0.150 INCH, ROHS COMPLIANT, SOP-16

获取价格

DS2408S+T&R MAXIM Parallel I/O Port, 8 I/O, CMOS, PDSO16, 0.150 INCH, ROHS COMPLIANT, SOP-16

获取价格

DS2409 DALLAS MicroLAN Coupler

获取价格

DS2409P DALLAS MicroLAN Coupler

获取价格