DS2167Q

更新时间： 2024-02-13 11:40:43

品牌	Logo	应用领域
达拉斯 - DALLAS		PC
页数	文件大小	规格书
15页	88K
描述
ADPCM Processor

阅读下载

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

DS2167Q 技术参数

是否Rohs认证：	不符合	生命周期：	Obsolete
Reach Compliance Code：	unknown	风险等级：	5.92
压伸定律：	A/MU-LAW	滤波器：	NO
JESD-30 代码：	S-PQCC-J28	JESD-609代码：	e0
功能数量：	2	端子数量：	28
工作模式：	SYNCHRONOUS	最高工作温度：	70 °C
最低工作温度：		封装主体材料：	PLASTIC/EPOXY
封装代码：	QCCJ	封装等效代码：	LDCC28,.5SQ
封装形状：	SQUARE	封装形式：	CHIP CARRIER
峰值回流温度（摄氏度）：	NOT SPECIFIED	电源：	5 V
认证状态：	Not Qualified	子类别：	Codecs
标称供电电压：	5 V	表面贴装：	YES
技术：	CMOS	电信集成电路类型：	ADPCM CODEC
温度等级：	COMMERCIAL	端子面层：	Tin/Lead (Sn/Pb)
端子形式：	J BEND	端子节距：	1.27 mm
端子位置：	QUAD	处于峰值回流温度下的最长时间：	NOT SPECIFIED
Base Number Matches：	1

DS2167Q 数据手册

DS2167/DS2168

port and address inputs. Input and output timeslots for

the X and Y side interfaces are fixed at 0. Such applica-

tions include, but are not limited to: 1) systems in which

timeslotandalgorithmarefixed, 2)stand-aloneADPCM

combo applications, 3) “hardware” oriented systems

where no host controller is available.

HARDWARE MODE

The hardware mode is intended for preliminary system

prototyping or for applications which do not require the

features of the serial port. Tying SPS to VSS disables

the serial port, clears all internal registers and maps

IPD, µ/A and CP/EX of the X and Y side interfaces to the

HARDWARE MODE Table 2

PIN #/NAME

REG. LOCATION

NAMES AND DESCRIPTION

4/A0

CP/EX (X)

Channel X coding

0 = Expand

1 = Compress

6/A2

7/A3

µ/A (X)

CP/EX (Y)

µ/A (Y).2

IPD (Y)

Channel X data format

0 = A-law

1 = µ-law

Channel Y coding

0 = Expand

1 = Compress

9/A5

Channel Y data format

0 = A-law

1 = µ-law

18/SDI

19/CS

Y idle select

0 = Channel active

1 = Channel idle

IPD (X)

X idle select

0 = Channel active

1 = Channel idle

NOTES:

1. SCLK, A1 and A4 must be tied to VSS when the hardware mode is selected.

2. When both X and Y sides are idled, the devices enter a stand-by mode which significantly reduces power

consumption.

3. The DS2167 will power-up within 200 ms after the X or Y side is reactivated (SDI and/or CS not equal to 0)

from standby.

4. The DS2168 must be hardware reset when reactivated from standby. Power-up occurs immediately after the

reset.

022698 4/15

1 2 345 6 7...15

下载PDF

与DS2167Q相关器件

型号	品牌	描述	获取价格	数据表
DS2167QN	DALLAS	ADPCM Codec, A/MU-Law, 2-Func, CMOS, PQCC28,	获取价格
DS2168	DALLAS	ADPCM Processor	获取价格
DS2168N	DALLAS	ADPCM Codec, A/MU-Law, 2-Func, CMOS, PDIP24,	获取价格
DS2168Q	DALLAS	ADPCM Processor	获取价格
DS2168QN	DALLAS	暂无描述	获取价格
DS217	ETC	Analog IC	获取价格