DS17285S-3/T&R

更新时间： 2024-02-12 05:12:12

品牌	Logo	应用领域
美信 - MAXIM		计时器或实时时钟微控制器和处理器外围集成电路光电二极管
页数	文件大小	规格书
30页	320K
描述
暂无描述

阅读下载

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

DS17285S-3/T&R 数据手册

Real-Time Clocks

Typical Operating Characteristics

= +3.3V, T = +25°C, unless otherwise noted.)

SUPPLY CURRENT

vs. INPUT VOLTAGE

OSCILLATOR FREQUENCY

vs. SUPPLY VOLTAGE

SUPPLY CURRENT

vs. TEMPERATURE

400

32768.7

32768.6

32768.5

32768.4

32768.3

32768.2

32768.1

32768.0

400

350

300

250

= 0V

= 3.0V

BAT

350

300

250

200

2.5

2.8

3.0

3.3

(V)

3.5

3.8

2.5

3.0

3.5

4.0

4.5

5.0

5.5

-40 -25 -10

20 35 50 65 80

SUPPLY VOLTAGE (V)

BAT

TEMPERATURE (°C)

Pin Description

NAME

FUNCTION

Active-Low Power-On Reset. This open-drain output pin is intended for use as an on/off control

for the system power. With V voltage removed from the device, PWR can be automatically

activated from a kickstart input by the KS pin or from a wake-up interrupt. Once the system is

powered on, the state of PWR can be controlled by bits in the control registers. The PWR pin

can be connected through a pullup resistor to a positive supply. For 5V operation, the voltage

of the pullup supply should be no greater than 5.7V. For 3V operation, the voltage on the

pullup supply should be no greater than 3.9V.

PWR

Connections for Standard 32.768kHz Quartz Crystal. The internal oscillator circuitry is

designed for operation with a crystal having a specified load capacitance (C ) of 6pF or

2, 3

9, 10

X1, X2

12.5pF. Pin X1 is the input to the oscillator and can optionally be connected to an external

32.768kHz oscillator. The output of the internal oscillator, pin X2, is floated if an external

oscillator is connected to pin X1. These pins are missing (N.C.) on the EDIP package.

Multiplexed Bidirectional Address/Data Bus. The addresses are presented during the first

portion of the bus cycle and latched into the device by the falling edge of ALE. Write data is

AD0–AD7 latched by the rising edge of WR. In a read cycle, the device outputs data during the latter

portion of the RD low. The read cycle is terminated and the bus returns to a high-impedance

state as RD transitions high.

12–17,

19, 20

4–11

12, 16

21, 22, 26

GND

Ground

_____________________________________________________________________

1...4 5 678 9 10...30

下载PDF

与DS17285S-3/T&R相关器件

型号	品牌	描述	获取价格	数据表
DS17285S-3+	MAXIM	Real-Time Clocks	获取价格
DS17285S-3NT	MAXIM	Real-Time Clocks	获取价格
DS17285S-5	MAXIM	Real-Time Clocks	获取价格
DS17285S-5	DALLAS	3V/5V Real-Time Clock	获取价格
DS17285S-5/T&R	MAXIM	Real Time Clock, Volatile, 1 Timer(s), CMOS, PDSO24, 0.300 INCH, SOP-24	获取价格
DS17285S-5+	MAXIM	Real-Time Clocks	获取价格