DS16EV5110
www.ti.com
SNLS249M –FEBRUARY 2007–REVISED APRIL 2013
Electrical Characteristics (continued)
Over recommended operating supply and temperature ranges unless other specified.(1)(2)
Symbol
Parameter
Conditions
DC to 50MHz
Min
Typ
Max
Units
(3)
N
Supply Noise Tolerance
100
mVP-P
CML INPUTS
VTX
Input Voltage Swing (Launch
Amplitude)
Measured differentially at TPA
(Figure 2)
800
1200
mVP-P
V
VICMDC
VIN
Input Common-Mode Voltage
DC-Coupled Requirement
Measured at TPA (Figure 2)
VDD-0.3
VDD-0.2
Input Voltage Swing
Measured differentially at TPB
(Figure 2)
120
mVP-P
RLI
Differential Input Return Loss
Input Resistance
100 MHz– 825 MHz, with fixture's
effect de-embedded
10
50
dB
RIN
IN+ to VDD and IN− to VDD
45
55
Ω
CML OUTPUTS
VO
Output Voltage Swing
Measured differentially with OUT+
and OUT− terminated by 50Ω to
VDD
800
VDD-0.3
75
1200
VDD-0.2
240
mVP-P
V
VOCM
tR, tF
Output common-mode Voltage
Transition Time
Measured Single-ended
20% to 80% of differential output
voltage, measured within 1" from
output pins.
ps
tCCSK
Inter Pair Channel-to-Channel
Skew (all 4 Channels)
Difference in 50% crossing
between shortest and longest
channels
25
ps
ps
tD
Latency
350
OUTPUT JITTER
TJ1
Total Jitter at 1.65 Gbps
20m 28 AWG STP DVI Cable
Data Paths
0.13
0.2
0.17
UIP-P
EQ Setting 0x04 PRBS7(4) (5) (6)
TJ2
Total Jitter at 2.25 Gbps
20m 28 AWG STP DVI Cable
Data Paths
UIP-P
UIP-P
EQ Setting 0x04 PRBS7(4) (5) (6)
TJ3
TJ4
Total Jitter at 165 MHz
Total Jitter at 225 MHz
Random Jitter
Clock Paths
0.165
Clock Pattern(4) (5) (6)
Clock Paths
0.165
3
UIP-P
psrms
Clock Pattern(4) (5) (6)
(6) (7)
RJ
See
BIT RATE
FCLK
Clock Frequency
Bit Rate
Clock Path(4)
Data Path(4)
25
225
MHz
BR
0.25
2.25
Gbps
(3) Allowed supply noise (mVP-P sine wave) under typical conditions.
(4) Specification is ensured by characterization and is not tested in production.
(5) Deterministic jitter is measured at the differential outputs (TPC of Figure 2), minus the deterministic jitter before the test channel (TPA of
Figure 2). Random jitter is removed through the use of averaging or similar means.
(6) Total Jitter is defined as peak-to-peak deterministic jitter from () + 14.2 times random jitter in psrms
.
(7) Random jitter contributed by the equalizer is defined as sq rt (JOUT2 − JIN2). JOUT is the random jitter at equalizer outputs in psrms, see
TPC of Figure 2; JIN is the random jitter at the input of the equalizer in psrms, see TPA of Figure 2.
Copyright © 2007–2013, Texas Instruments Incorporated
Submit Documentation Feedback
5
Product Folder Links: DS16EV5110