Datasheet > DS1077LU-50

DS1077LU-50

更新时间： 2024-01-02 15:13:52

品牌	Logo	应用领域
达拉斯 - DALLAS		/
页数	文件大小	规格书
20页	274K
描述
3V EconOscillator/Divider

阅读下载

中文翻译

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

DS1077LU-50 技术参数

是否无铅：	不含铅	是否Rohs认证：	符合
生命周期：	Active	零件包装代码：	SOIC
包装说明：	TSSOP,	针数：	8
Reach Compliance Code：	compliant	ECCN代码：	EAR99
HTS代码：	8542.39.00.01	Factory Lead Time：	6 weeks
风险等级：	1.84	Is Samacsys：	N
JESD-30 代码：	S-PDSO-G8	JESD-609代码：	e3
长度：	3 mm	湿度敏感等级：	1
端子数量：	8	最高工作温度：	85 °C
最低工作温度：	-40 °C	最大输出时钟频率：	50 MHz
封装主体材料：	PLASTIC/EPOXY	封装代码：	TSSOP
封装形状：	SQUARE	封装形式：	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
峰值回流温度（摄氏度）：	260	认证状态：	Not Qualified
座面最大高度：	1.1 mm	最大供电电压：	3.6 V
最小供电电压：	2.7 V	标称供电电压：	3 V
表面贴装：	YES	技术：	CMOS
温度等级：	INDUSTRIAL	端子面层：	Matte Tin (Sn)
端子形式：	GULL WING	端子节距：	0.65 mm
端子位置：	DUAL	处于峰值回流温度下的最长时间：	NOT SPECIFIED
宽度：	3 mm	uPs/uCs/外围集成电路类型：	CLOCK GENERATOR, OTHER
Base Number Matches：	1

DS1077LU-50 数据手册

DS1077L

TABLE 5

BIT VALUE

DIVISOR (N)

0 000 000 000*

0 0 00 0 00 001

—

1 111 111 111

*Default Condition

1025

BUS WORD

NAME

—

Factory Default

*These bits are reserved and must be set to zero.

A0, A1, A2

(Default Setting = 000)

(Default Setting WC = 0)

These are the device select bits that determine the address of the device.

This bit determines when/if the EEPROM is written to after register contents have been changed.

If WC = 0, the EEPROM is automatically written after a write register command.

If WC = 1, the EEPROM is only written when the WRITE command is issued.

Regardless of the value of the WC bit, the value of the BUS register (A0, A1, and A2) is always

immediately written to the EEPROM.

2-WIRE SERIAL DATA BUS

The DS1077L supports a bidirectional 2-wire bus and data transmission protocol. A device that sends data

onto the bus is defined as a transmitter, and a device receiving data as a receiver. The device that controls

the message is called a “master.” The devices that are controlled by the master are “slaves.” The bus must

be controlled by a master device that generates the serial clock (SCL), controls the bus access, and

generates the START and STOP conditions. The DS1077L operates as a slave on the 2-wire bus.

Connections to the bus are made via the open-drain I/O lines, SDA and SCL. A pullup resistor (5k) is

connected to SDA.

The following bus protocol has been defined (see Figure 2):

C Data transfer may be initiated only when the bus is not busy.

C During data transfer, the data line must remain stable whenever the clock line is high. Changes in

the data line while the clock line is high will be interpreted as control signals.

7 of 20

1...4 5 678 9 10...20

中文翻译

下载PDF

与DS1077LU-50相关器件

型号	品牌	描述	获取价格	数据表
DS1077LU-50+	MAXIM	Clock Generator, 50MHz, CMOS, PDSO8, 0.118 INCH, MICRO, SOP-8	获取价格
DS1077LU-60	DALLAS	3V EconOscillator/Divider	获取价格
DS1077LU-60	MAXIM	Clock Generator, 60MHz, CMOS, PDSO8, 0.118 INCH, MICRO, SOP-8	获取价格
DS1077LU-66	DALLAS	3V EconOscillator/Divider	获取价格
DS1077LU-66.66	DALLAS	Oscillator,	获取价格
DS1077LZ-40	DALLAS	3V EconOscillator/Divider	获取价格