5秒后页面跳转
捷配首页

Datasheet > DM54LS191J
DM54LS191J PDF预览

DM54LS191J

更新时间： 2024-01-17 21:24:16
品牌 Logo 应用领域
美国国家半导体 - NSC 计数器
页数 文件大小 规格书
8页 168K
描述
Synchronous 4-Bit Up/Down Counters with Mode Control

阅读下载

中文翻译

获取价格

DM54LS191J 技术参数

是否Rohs认证： 不符合生命周期：Transferred
包装说明：DFP, FL16,.3Reach Compliance Code：unknown
风险等级：5.84计数方向：BIDIRECTIONAL
JESD-30 代码：R-XDFP-F16JESD-609代码：e0
负载/预设输入：YES逻辑集成电路类型：BINARY COUNTER
最大频率@ Nom-Sup：20000000 Hz最大I（ol）：0.004 A
工作模式：SYNCHRONOUS功能数量：1
端子数量：16最高工作温度：125 °C
最低工作温度：-55 °C封装主体材料：CERAMIC
封装代码：DFP封装等效代码：FL16,.3
封装形状：RECTANGULAR封装形式：FLATPACK
电源：5 V最大电源电流（ICC）：35 mA
认证状态：Not Qualified子类别：Counters
标称供电电压 (Vsup)：5 V表面贴装：YES
技术：TTL温度等级：MILITARY
端子面层：Tin/Lead (Sn/Pb)端子形式：FLAT
端子节距：1.27 mm端子位置：DUAL
Base Number Matches：1

DM54LS191J 数据手册

 浏览型号DM54LS191J的Datasheet PDF文件第2页浏览型号DM54LS191J的Datasheet PDF文件第3页浏览型号DM54LS191J的Datasheet PDF文件第4页浏览型号DM54LS191J的Datasheet PDF文件第5页浏览型号DM54LS191J的Datasheet PDF文件第6页浏览型号DM54LS191J的Datasheet PDF文件第7页 
May 1989  
DM54LS190/DM74LS190, DM54LS191/DM74LS191  
Synchronous 4-Bit Up/Down Counters with Mode Control  
General Description  
These circuits are synchronous, reversible, up/down coun-  
ters. The LS191 is a 4-bit binary counter and the LS190 is a  
BCD counter. Synchronous operation is provided by having  
all flip-flops clocked simultaneously, so that the outputs  
change simultaneously when so instructed by the steering  
logic. This mode of operation eliminates the output counting  
spikes normally associated with asynchronous (ripple clock)  
counters.  
Two outputs have been made available to perform the cas-  
cading function: ripple clock and maximum/minimum count.  
The latter output produces a high-level output pulse with a  
duration approximately equal to one complete cycle of the  
clock when the counter overflows or underflows. The ripple  
clock output produces a low-level output pulse equal in  
width to the low-level portion of the clock input when an  
overflow or underflow condition exists. The counters can be  
easily cascaded by feeding the ripple clock output to the  
enable input of the succeeding counter if parallel clocking is  
used, or to the clock input if parallel enabling is used. The  
maximum/minimum count output can be used to accom-  
plish look-ahead for high-speed operation.  
The outputs of the four master-slave flip-flops are triggered  
on a low-to-high level transition of the clock input, if the  
enable input is low. A high at the enable input inhibits count-  
ing. Level changes at either the enable input or the down/  
up input should be made only when the clock input is high.  
The direction of the count is determined by the level of the  
down/up input. When low, the counter counts up and when  
high, it counts down.  
Features  
Y
Counts 8-4-2-1 BCD or binary  
Y
Single down/up count control line  
These counters are fully programmable; that is, the outputs  
may be preset to either level by placing a low on the load  
input and entering the desired data at the data inputs. The  
output will change independent of the level of the clock in-  
put. This feature allows the counters to be used as modulo-  
N dividers by simply modifying the count length with the  
preset inputs.  
Y
Count enable control input  
Y
Ripple clock output for cascading  
Y
Asynchronously presettable with load control  
Y
Parallel outputs  
Y
Cascadable for n-bit applications  
Y
Average propagation delay 20 ns  
The clock, down/up, and load inputs are buffered to lower  
the drive requirement; which significantly reduces the num-  
ber of clock drivers, etc., required for long parallel words.  
Y
Typical clock frequency 25 MHz  
Y
Typical power dissipation 100 mW  
Connection Diagram  
Dual-In-Line-Package  
TL/F/6405-1  
Order Number DM54LS190J, DM54LS191J, DM54LS190W,  
DM54LS191W, DM74LS190M, DM74LS191M, DM74LS190N, or DM74LS191N  
See NS Package Number  
J16A, M16A, N16A or W16A  
C
1995 National Semiconductor Corporation  
TL/F/6405  
RRD-B30M105/Printed in U. S. A.  
12345678

中文翻译

下载PDF

与DM54LS191J相关器件

型号 品牌 获取价格 描述 数据表
DM54LS191J/883 TI

获取价格

 		LS SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT BIDIRECTIONAL BINARY COUNTER, CDIP16, CERAMIC
DM54LS191J/883B TI

获取价格

 		IC,COUNTER,UP/DOWN,4-BIT BINARY,LS-TTL,DIP,16PIN,CERAMIC
DM54LS191J/883C TI

获取价格

 		IC,COUNTER,UP/DOWN,4-BIT BINARY,LS-TTL,DIP,16PIN,CERAMIC
DM54LS191W NSC

获取价格

 		Synchronous 4-Bit Up/Down Counters with Mode Control
DM54LS191W/883 TI

获取价格

 		IC LS SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT BIDIRECTIONAL BINARY COUNTER, CDFP16, W16A
DM54LS191W/883B TI

获取价格

 		IC,COUNTER,UP/DOWN,4-BIT BINARY,LS-TTL,FP,16PIN,CERAMIC
DM54LS193E/883 ETC

获取价格

 		Synchronous Up/Down Counter
DM54LS193J ETC

获取价格

 		Synchronous Up/Down Counter
DM54LS193J/883 TI

获取价格

 		LS SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT BIDIRECTIONAL BINARY COUNTER, CDIP16, CERAMIC
DM54LS193J/883B TI

获取价格

 		IC,COUNTER,UP/DOWN,4-BIT BINARY,LS-TTL,DIP,16PIN,CERAMIC

与DM54LS191J相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证