5秒后页面跳转
捷配首页

Datasheet > DLP3010LCFQK
DLP3010LCFQK PDF预览

DLP3010LCFQK

更新时间： 2024-02-23 03:13:43
品牌 Logo 应用领域
德州仪器 - TI 光电
页数 文件大小 规格书
44页 1232K
描述
DLP® 0.3 英寸 720p 数字微镜器件 (DMD) | FQK | 57 | 0 to 70

阅读下载

中文翻译

获取价格

DLP3010LCFQK 技术参数

是否无铅： 不含铅生命周期：Active
Reach Compliance Code：compliant风险等级：1.95
光电设备类型：OPTOELECTRONIC DEVICEBase Number Matches：1

DLP3010LCFQK 数据手册

 浏览型号DLP3010LCFQK的Datasheet PDF文件第3页浏览型号DLP3010LCFQK的Datasheet PDF文件第4页浏览型号DLP3010LCFQK的Datasheet PDF文件第5页浏览型号DLP3010LCFQK的Datasheet PDF文件第7页浏览型号DLP3010LCFQK的Datasheet PDF文件第8页浏览型号DLP3010LCFQK的Datasheet PDF文件第9页 
DLP3010LC  
DLPS179C – APRIL 2020 – REVISED JULY 2023  
www.ti.com  
6 Specifications  
6.1 Absolute Maximum Ratings  
See (1)  
MIN  
–0.5  
–0.5  
–0.5  
MAX  
2.3  
2.3  
11  
UNIT  
Supply voltage for LVCMOS core logic(2)  
Supply voltage for LPSDR low speed interface  
VDD  
V
V
V
VDDI  
Supply voltage for SubLVDS receivers(2)  
Supply voltage for HVCMOS and micromirror  
electrode(2) (3)  
VOFFSET  
Supply voltage for micromirror electrode(2)  
Supply voltage for micromirror electrode(2)  
Supply voltage delta (absolute value)(4)  
Supply voltage delta (absolute value)(5)  
Supply voltage delta (absolute value)(6)  
–0.5  
–15  
19  
0.5  
V
V
Supply voltage  
VBIAS  
VRESET  
| VDDI–VDD |  
| VBIAS–VOFFSET |  
| VBIAS–VRESET |  
0.3  
V
11  
V
34  
V
Input voltage for other inputs LPSDR(2)  
–0.5  
–0.5  
VDD + 0.5  
VDDI + 0.5  
810  
V
Input voltage  
Input pins  
Input voltage for other inputs SubLVDS(2) (7)  
V
| VID |  
IID  
SubLVDS input differential voltage (absolute value)(7)  
mV  
mA  
MHz  
MHz  
°C  
°C  
SubLVDS input differential current  
10  
ƒclock  
ƒclock  
Clock frequency for low speed interface LS_CLK  
Clock frequency for high speed interface DCLK  
Temperature – operational (8)  
130  
Clock  
frequency  
560  
–20  
–40  
90  
TARRAY and TWINDOW  
Temperature – non-operational(8)  
90  
Dew Point Temperature - operating and non-operating  
(non-condensing)  
Environmental  
TDP  
|TDELTA  
81  
30  
°C  
°C  
Absolute Temperature delta between any point on the  
window edge and the ceramic test point TP1(9)  
|
(1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply  
functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If  
outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and  
this may affect device reliability, functionality, performance, and shorten the device lifetime.  
(2) All voltage values are with respect to the ground terminals (VSS). The following power supplies are all required to operate the DMD:  
VSS, VDD, VDDI, VOFFSET, VBIAS, and VRESET.  
(3) VOFFSET supply transients must fall within specified voltages.  
(4) Exceeding the recommended allowable absolute voltage difference between VDDI and VDD may result in excessive current draw.  
(5) Exceeding the recommended allowable absolute voltage difference between VBIAS and VOFFSET may result in excessive current  
draw.  
(6) Exceeding the recommended allowable absolute voltage difference between VBIAS and VRESET may result in excessive current  
draw.  
(7) This maximum input voltage rating applies when each input of a differential pair is at the same voltage potential. Sub-LVDS differential  
inputs must not exceed the specified limit or damage may result to the internal termination resistors.  
(8) The highest temperature of the active array (as calculated by the Section 7.6) or of any point along the Window Edge as defined  
in Figure 7-1. The locations of thermal test points TP2 and TP3 in Figure 7-1 are intended to measure the highest window edge  
temperature. If a particular application causes another point on the window edge to be at a higher temperature, that point should be  
used.  
(9) Temperature delta is the highest difference between the ceramic test point 1 (TP1) and anywhere on the window edge as shown in  
Figure 7-1. The window test points TP2 and TP3 shown in Figure 7-1 are intended to result in the worst case delta. If a particular  
application causes another point on the window edge to result in a larger delta temperature, that point should be used.  
Copyright © 2023 Texas Instruments Incorporated  
6
Submit Document Feedback  
Product Folder Links: DLP3010LC  
 
 
 
 
 
 
 
 
 
 
 
 
1...3456789...44

中文翻译

下载PDF

与DLP3010LCFQK相关器件

型号 品牌 获取价格 描述 数据表
DLP301S TI

获取价格

 		0.3 英寸、360 万像素、大功率、近紫外 DLP® 数字微镜器件 (DMD)
DLP301SFQS TI

获取价格

 		0.3 英寸、360 万像素、大功率、近紫外 DLP® 数字微镜器件 (DMD) | FQ
DLP3020AFQRQ1 TI

获取价格

 		Automotive 0.3-inch DLP® digital micromirror
DLP3020-Q1 TI

获取价格

 		采用小型 S247 封装的汽车类 0.3 英寸 DLP® 数字微镜器件 (DMD)
DLP3021FFQRQ1 TI

获取价格

 		DLP® 汽车类 0.3 英寸数字微镜器件 (DMD) | FQR | 54 |
DLP3021-Q1 TI

获取价格

 		DLP® 汽车类 0.3 英寸数字微镜器件 (DMD)
DLP3030AFYJQ1 TI

获取价格

 		DLP® 汽车类 0.3 英寸数字微镜器件 (DMD) | FYJ | 149 | -40
DLP3030-Q1 TI

获取价格

 		DLP® 汽车类 0.3 英寸数字微镜器件 (DMD)
DLP3034AFYJQ1 TI

获取价格

 		DLP® 车用 0.3 英寸 405nm 数字微镜器件 (DMD) | FYJ | 149
DLP3034-Q1 TI

获取价格

 		DLP® 车用 0.3 英寸 405nm 数字微镜器件 (DMD)

与DLP3010LCFQK相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证