5秒后页面跳转
DLO4135 PDF预览

DLO4135

更新时间: 2024-01-09 04:31:14
品牌 Logo 应用领域
欧司朗 - OSRAM /
页数 文件大小 规格书
4页 253K
描述
5 x 7 Dot Matrix Intelligent Display

DLO4135 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
Reach Compliance Code:unknownHTS代码:8541.40.20.00
风险等级:5.88Is Samacsys:N
其他特性:CMOS COMPATIBLE, WITH MEMORY/MULTIPLEXER颜色:HIGH EFFICIENCY RED
颜色@波长:Orange配置:COMPLEX
显示高度:10.9 mm最大正向电压:5.5 V
JESD-609代码:e0字符数:1
功能数量:1最高工作温度:85 °C
最低工作温度:-40 °C光电设备类型:SMART/NORMAL 5 X 7 DOT MATRIX LED DISPLAY
峰值波长:640 nm子类别:LED Displays
端子面层:Tin/Lead (Sn/Pb)Base Number Matches:1

DLO4135 数据手册

 浏览型号DLO4135的Datasheet PDF文件第1页浏览型号DLO4135的Datasheet PDF文件第3页浏览型号DLO4135的Datasheet PDF文件第4页 
Table 2. Pin description  
Figure 4. Timing characteristics  
V
Positive Supply +5 volts  
Ground  
CC  
WR  
GND  
D0-D6  
CE  
TW  
TCES  
Data Lines, see Figure 3 (Character set)  
CE  
Chip Enable (active low)  
TDH  
This determines which device in an array will  
accept data  
D0 D6  
WR  
Write (active low) Data and chip enable must be  
present and stable before and after the write  
pulse (see data sheet for timing)  
TDS  
Display Blanking and Dimming  
BL0, BL1  
LT  
Blanking Control Input (active low)  
Used to control the level of display brightness  
The DLO4135/DLG4137 Intelligent Display has the capability of  
three levels of brightness plus blank. Figure 5 shows the com-  
bination of BL0 and BL1 for the different levels of brightness.  
The BL0 and BL1 inputs are independent of write and chip  
enable and does not affect the contents of the internal mem-  
ory. A flashing display can be achieved by pulsing the blanking  
pins at a 1–2 hertz rate. Either BL0 or BL1 should be held high  
to light up the display.  
Lamp Test (active low)  
Causes all dots to light at 1⁄2 brightness  
Operation  
In a dot matrix display system, it is advantageous to use a mul-  
tiplexed approach with 12 drivers (5 digit plus 7 segments)  
rather than 35 segment drivers. This obviously reduces the  
number of drivers and interconnections required. A multiplexed  
system must be a synchronous system, or the digits or ele-  
ments may have different on (lit) times and therefore varying  
brightness.  
Table 3. Dimming and blanking control  
Brightness Level  
Blank  
BL1  
0
BL0  
0
The DLO4135/DLG4137 is an internally multiplexed display, but  
the data entry is asynchronous. Loading data is similar to writ-  
ing into a RAM. Present the data, select the chip, and give a  
write signal. For a multi digit system, each digit has its own  
unique address location and will display its contents until  
replaced by another code. The waveforms of Figure 4 shows  
the relationship of the signals required to generate a write  
cycle. Check the data sheet for minimum values required for  
each signal.  
1/7 brightness  
1/2 brightness  
full brightness  
0
1
1
0
1
1
Lamp Test  
The lamp test when activated causes all dots on the display to  
be illuminated at 1/7 brightness. It does not destroy any previ-  
ously stored characters. The lamp test function is independent  
of chip enable, write, and the settings of the blanking inputs.  
Figure 3. Character set  
D0  
D1  
D2  
D3  
0
0
0
0
0
1
0
0
0
1
0
1
0
0
2
1
1
0
0
3
0
0
1
0
4
1
0
1
0
5
0
1
1
0
6
1
1
1
0
7
0
0
0
1
8
1
0
0
1
9
0
1
0
1
A
1
1
0
1
B
0
0
1
1
C
1
0
1
1
D
0
1
1
1
E
1
1
1
1
F
This convenient test gives a visual indication that all dots are  
functioning properly. The lamp test can be used as a cursor or  
pointer in a line of displays because it does not affect the dis-  
play memory.  
ASCII  
CODE  
D6 D5 D4 HEX  
0
0
0
0
1
1
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
0
1
2
3
4
5
6
7
General Design Considerations  
When using the DLO4135/DLG4137 on a separate display  
board having more than 6 inches of cable length, it may be nec-  
essary to buffer all of the input lines. A non-inverting 74LS244  
buffer can be used. The object is to prevent current transient  
into the DLO4135/DLG4137 protection diodes. The buffers  
should be located on the display board and as close to the dis-  
plays as possible.  
Because of high switching currents caused by the multiplex-  
ing, local power supply by-pass-capacitors are also needed in  
many cases. These should be 10 voIt, tantalum type having  
10 uf capacitance. The capacitors may only be required every  
2 displays depending on the line regulation and other noise  
generators.  
1. High=1 level. 2. Low=0 level.  
Decoupling capacitors should also be used across V and  
CC  
ground of each display. Typical value of these capacitors is  
0.01 mF/10 V.  
2000 Inneon Technologies Corp. Optoelectronics Division San Jose, CA  
www.inneon.com/opto 1-888-Inneon (1-888-463-4636)  
OSRAM Opto Semiconductors GmbH & Co. OHG Regensburg, Germany  
www.osram-os.com +49-941-202-7178  
Appnote 28  
2
May 31, 2000-13  

与DLO4135相关器件

型号 品牌 描述 获取价格 数据表
DLO50 ETC Voltage-controlled ECL delay line oscillator

获取价格

DLO-50 DATADELAY GATED-DELAY LINE OSCILLATOR

获取价格

DLO-50-100 DATADELAY GATED-DELAY LINE OSCILLATOR

获取价格

DLO-50-50 DATADELAY GATED-DELAY LINE OSCILLATOR

获取价格

DLO-50-55 DATADELAY GATED-DELAY LINE OSCILLATOR

获取价格

DLO-50-60 DATADELAY GATED-DELAY LINE OSCILLATOR

获取价格