5秒后页面跳转
DAC8411IDCKT PDF预览

DAC8411IDCKT

更新时间: 2024-01-01 09:42:43
品牌 Logo 应用领域
德州仪器 - TI 转换器
页数 文件大小 规格书
38页 2077K
描述
1.8V to 5.5V, 80mA, 14- and 16-Bit, Low-Power, Single-Channel, DIGITAL-TO-ANALOG CONVERTERS in SC70 Package

DAC8411IDCKT 数据手册

 浏览型号DAC8411IDCKT的Datasheet PDF文件第3页浏览型号DAC8411IDCKT的Datasheet PDF文件第4页浏览型号DAC8411IDCKT的Datasheet PDF文件第5页浏览型号DAC8411IDCKT的Datasheet PDF文件第7页浏览型号DAC8411IDCKT的Datasheet PDF文件第8页浏览型号DAC8411IDCKT的Datasheet PDF文件第9页 
DAC8311  
DAC8411  
SBAS439AUGUST 2008 ................................................................................................................................................................................................ www.ti.com  
SERIAL WRITE OPERATION: 14-Bit (DAC8311)  
t9  
t1  
SCLK  
1
16  
t8  
t2  
t3  
t7  
t4  
SYNC  
t10  
t6  
t5  
DB15  
DIN  
DB0  
DB15  
TIMING REQUIREMENTS(1)(2)  
All specifications at –40°C to +125°C, and AVDD = +1.8V to +5.5V, unless otherwise noted.  
PARAMETER  
TEST CONDITIONS  
AVDD = 1.8V to 3.6V  
AVDD = 3.6V to 5.5V  
AVDD = 1.8V to 3.6V  
AVDD = 3.6V to 5.5V  
AVDD = 1.8V to 3.6V  
AVDD = 3.6V to 5.5V  
AVDD = 1.8V to 3.6V  
AVDD = 3.6V to 5.5V  
AVDD = 1.8V to 3.6V  
AVDD = 3.6V to 5.5V  
AVDD = 1.8V to 3.6V  
AVDD = 3.6V to 5.5V  
AVDD = 1.8V to 3.6V  
AVDD = 3.6V to 5.5V  
AVDD = 1.8V to 3.6V  
AVDD = 3.6V to 5.5V  
AVDD = 1.8V to 3.6V  
AVDD = 3.6V to 5.5V  
AVDD = 1.8V to 3.6V  
AVDD = 3.6V to 5.5V  
MIN TYP MAX UNIT  
50  
ns  
20  
(3)  
t1  
t2  
t3  
t4  
t5  
t6  
t7  
t8  
t9  
SCLK cycle time  
SCLK high time  
SCLK low time  
25  
ns  
10  
25  
ns  
10  
0
SYNC to SCLK rising edge setup time  
Data setup time  
ns  
0
5
ns  
5
4.5  
Data hold time  
ns  
4.5  
0
SCLK falling edge to SYNC rising edge  
Minimum SYNC high time  
ns  
0
50  
ns  
20  
100  
16th SCLK falling edge to SYNC falling edge  
ns  
100  
15  
ns  
15  
SYNC rising edge to 16th SCLK falling edge  
(for successful SYNC interrupt)  
t10  
(1) All input signals are specified with tR = tF = 3ns (10% to 90% of AVDD) and timed from a voltage level of (VIL + VIH)/2.  
(2) See 14-Bit Serial Write Operation timing diagram.  
(3) Maximum SCLK frequency is 50MHz at AVDD = 3.6V to 5.5V and 20MHz at AVDD = 1.8V to 3.6V.  
6
Submit Documentation Feedback  
Copyright © 2008, Texas Instruments Incorporated  
Product Folder Link(s): DAC8311 DAC8411  
 

与DAC8411IDCKT相关器件

型号 品牌 描述 获取价格 数据表
DAC8411IDCKTG4 TI 1.8V to 5.5V, 80mA, 14- and 16-Bit, Low-Power, Single-Channel,DIGITAL-TO-ANALOG CONVERTERS

获取价格

DAC8412 ADI Quad, 12-Bit DAC Voltage Output with Readback

获取价格

DAC8412_15 ADI Quad, 12-Bit DAC Voltage Output with Readback

获取价格

DAC8412AT ADI Quad, 12-Bit DAC Voltage Output with Readback

获取价格

DAC8412AT/883 ETC 12-Bit Digital-to-Analog Converter

获取价格

DAC-8412AT/883B ADI IC QUAD, PARALLEL, WORD INPUT LOADING, 6 us SETTLING TIME, 12-BIT DAC, CDIP28, CERDIP-28,

获取价格