5秒后页面跳转
捷配首页

Datasheet > 转换器 > 数模转换器> DAC102S085CIMMX
DAC102S085CIMMX PDF预览

DAC102S085CIMMX

更新时间： 2024-02-18 22:25:34
品牌 Logo 应用领域
德州仪器 - TI 转换器数模转换器光电二极管
页数 文件大小 规格书
28页 1135K
描述
DAC102S085 10-Bit Micro Power DUAL Digital-to-Analog Converter with Rail-to-Rail

阅读下载

获取价格

DAC102S085CIMMX 技术参数

是否无铅： 含铅是否Rohs认证： 不符合
生命周期：Obsolete零件包装代码：SON
包装说明：LLP-10针数：10
Reach Compliance Code：not_compliantECCN代码：EAR99
HTS代码：8542.39.00.01风险等级：5.14
Is Samacsys：N最大模拟输出电压：5.5 V
最小模拟输出电压：转换器类型：D/A CONVERTER
输入位码：BINARY输入格式：SERIAL
JESD-30 代码：S-PDSO-N10JESD-609代码：e0
长度：3 mm最大线性误差 (EL)：0.1953%
湿度敏感等级：1位数：10
功能数量：1端子数量：10
最高工作温度：105 °C最低工作温度：-40 °C
封装主体材料：PLASTIC/EPOXY封装代码：HVSON
封装等效代码：SOLCC10,.11,20封装形状：SQUARE
封装形式：SMALL OUTLINE, HEAT SINK/SLUG, VERY THIN PROFILE峰值回流温度（摄氏度）：260
电源：3/5 V认证状态：Not Qualified
座面最大高度：0.8 mm最大稳定时间：6 µs
标称安定时间 (tstl)：4.5 µs子类别：Other Converters
最大压摆率：0.41 mA标称供电电压：3 V
表面贴装：YES技术：CMOS
温度等级：INDUSTRIAL端子面层：Tin/Lead (Sn/Pb)
端子形式：NO LEAD端子节距：0.5 mm
端子位置：DUAL处于峰值回流温度下的最长时间：NOT SPECIFIED
宽度：3 mmBase Number Matches：1

DAC102S085CIMMX 数据手册

 浏览型号DAC102S085CIMMX的Datasheet PDF文件第4页浏览型号DAC102S085CIMMX的Datasheet PDF文件第5页浏览型号DAC102S085CIMMX的Datasheet PDF文件第6页浏览型号DAC102S085CIMMX的Datasheet PDF文件第8页浏览型号DAC102S085CIMMX的Datasheet PDF文件第9页浏览型号DAC102S085CIMMX的Datasheet PDF文件第10页 
DAC102S085  
www.ti.com  
SNAS364E –MAY 2006–REVISED MARCH 2013  
Specification Definitions  
DIFFERENTIAL NON-LINEARITY (DNL) is the measure of the maximum deviation from the ideal step size of 1  
LSB, which is VREF / 1024 = VA / 1024.  
DAC-to-DAC CROSSTALK is the glitch impulse transferred to a DAC output in response to a full-scale change  
in the output of another DAC.  
DIGITAL CROSSTALK is the glitch impulse transferred to a DAC output at mid-scale in response to a full-scale  
change in the input register of another DAC.  
DIGITAL FEEDTHROUGH is a measure of the energy injected into the analog output of the DAC from the digital  
inputs when the DAC outputs are not updated. It is measured with a full-scale code change on the data bus.  
FULL-SCALE ERROR is the difference between the actual output voltage with a full scale code (3FFh) loaded  
into the DAC and the value of VA x 1023 / 1024.  
GAIN ERROR is the deviation from the ideal slope of the transfer function. It can be calculated from Zero and  
Full-Scale Errors as GE = FSE - ZE, where GE is Gain error, FSE is Full-Scale Error and ZE is Zero Error.  
GLITCH IMPULSE is the energy injected into the analog output when the input code to the DAC register  
changes. It is specified as the area of the glitch in nanovolt-seconds.  
INTEGRAL NON-LINEARITY (INL) is a measure of the deviation of each individual code from a straight line  
through the input to output transfer function. The deviation of any given code from this straight line is measured  
from the center of that code value. The end point method is used. INL for this product is specified over a limited  
range, per the Electrical Tables.  
LEAST SIGNIFICANT BIT (LSB) is the bit that has the smallest value or weight of all bits in a word. This value is  
LSB = VREF / 2n  
(1)  
where VREF is the supply voltage for this product, and "n" is the DAC resolution in bits, which is 10 for the  
DAC102S085.  
MAXIMUM LOAD CAPACITANCE is the maximum capacitance that can be driven by the DAC with output  
stability maintained.  
MONOTONICITY is the condition of being monotonic, where the DAC has an output that never decreases when  
the input code increases.  
MOST SIGNIFICANT BIT (MSB) is the bit that has the largest value or weight of all bits in a word. Its value is  
1/2 of VA.  
MULTIPLYING BANDWIDTH is the frequency at which the output amplitude falls 3dB below the input sine wave  
on VREFIN with a full-scale code loaded into the DAC.  
POWER EFFICIENCY is the ratio of the output current to the total supply current. The output current comes from  
the power supply. The difference between the supply and output currents is the power consumed by the device  
without a load.  
SETTLING TIME is the time for the output to settle to within 1/2 LSB of the final value after the input code is  
updated.  
TOTAL HARMONIC DISTORTION (THD) is the measure of the harmonics present at the output of the DACs  
with an ideal sine wave applied to VREFIN. THD is measured in dB.  
WAKE-UP TIME is the time for the output to exit power-down mode. This is the time from the falling edge of the  
16th SCLK pulse to when the output voltage deviates from the power-down voltage of 0V.  
ZERO CODE ERROR is the output error, or voltage, present at the DAC output after a code of 000h has been  
entered.  
Copyright © 2006–2013, Texas Instruments Incorporated  
Submit Documentation Feedback  
7
Product Folder Links: DAC102S085  
1...45678910...28

下载PDF

与DAC102S085CIMMX相关器件

型号 品牌 描述 获取价格 数据表
DAC102S085CIMMX/NOPB TI 具有轨到轨输出的 10 位微功耗双路数模转换器 | DGS | 10 | -40 to 1

获取价格
DAC102S085CISD TI DAC102S085 10-Bit Micro Power DUAL Digital-to-Analog Converter with Rail-to-Rail

获取价格
DAC102S085CISD NSC 10-Bit Micro Power DUAL Digital-to-Analog Converter with Rail-to-Rail Output

获取价格
DAC102S085CISD/NOPB TI 具有轨到轨输出的 10 位微功耗双路数模转换器 | DSC | 10 | -40 to 1

获取价格
DAC102S085CISDX TI DAC102S085 10-Bit Micro Power DUAL Digital-to-Analog Converter with Rail-to-Rail

获取价格
DAC102S085CISDX NSC 10-Bit Micro Power DUAL Digital-to-Analog Converter with Rail-to-Rail Output

获取价格

与DAC102S085CIMMX相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证