5秒后页面跳转
DAC1008D650 PDF预览

DAC1008D650

更新时间: 2024-01-31 15:37:04
品牌 Logo 应用领域
恩智浦 - NXP /
页数 文件大小 规格书
98页 2645K
描述
Dual 10-bit DAC up to 650 Msps; 2×, 4× or 8× interpolating with JESD204A interface

DAC1008D650 技术参数

生命周期:Transferred零件包装代码:QFN
包装说明:HVQCCN,针数:64
Reach Compliance Code:unknown风险等级:5.7
Is Samacsys:N最大模拟输出电压:3.47 V
最小模拟输出电压:1.8 V转换器类型:D/A CONVERTER
输入位码:OFFSET BINARY, 2'S COMPLEMENT BINARY输入格式:SERIAL
JESD-30 代码:S-PQCC-N64长度:9 mm
位数:10功能数量:1
端子数量:64最高工作温度:85 °C
最低工作温度:-40 °C封装主体材料:PLASTIC/EPOXY
封装代码:HVQCCN封装形状:SQUARE
封装形式:CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE认证状态:Not Qualified
座面最大高度:1 mm标称安定时间 (tstl):0.02 µs
标称供电电压:1.8 V表面贴装:YES
温度等级:INDUSTRIAL端子形式:NO LEAD
端子节距:0.5 mm端子位置:QUAD
宽度:9 mmBase Number Matches:1

DAC1008D650 数据手册

 浏览型号DAC1008D650的Datasheet PDF文件第4页浏览型号DAC1008D650的Datasheet PDF文件第5页浏览型号DAC1008D650的Datasheet PDF文件第6页浏览型号DAC1008D650的Datasheet PDF文件第8页浏览型号DAC1008D650的Datasheet PDF文件第9页浏览型号DAC1008D650的Datasheet PDF文件第10页 
DAC1008D650  
NXP Semiconductors  
2×, 4× or 8× interpolating DAC with JESD204A  
9. Characteristics  
Table 5.  
Characteristics  
VDDA(1V8) = VDDD = 1.7 V to 1.9 V; VDDA(3V3) = 3.0 V to 3.6 V; AGND and GND are shorted together; Tamb = 40 °C to +85 °C;  
typical values measured at VDDA(1V8) = VDDD = 1.8 V; VDDA(3V3) = 3.3 V; Tamb = +25 °C; RL = 50 Ω; IO(fs) = 20 mA; maximum  
sample rate; PLL off unless otherwise specified.  
Symbol  
Parameter  
Conditions  
Test[1]  
Min  
Typ  
Max  
Unit  
VDDA(3V3)  
analog supply voltage  
(3.3 V)  
I
3.0  
3.3  
3.6  
V
VDDD(1V8)  
VDDA(1V8)  
IDDA(3V3)  
IDDD(1V8)  
IDDA(1V8)  
ΔIDDD  
digital supply voltage  
(1.8 V)  
I
1.7  
1.8  
1.8  
43  
1.9  
V
analog supply voltage  
(1.8 V)  
I
1.7  
1.9  
V
analog supply current fo = 19 MHz; fs = 640 Msps;  
(3.3 V)  
I
-
-
-
-
-
-
-
-
-
-
mA  
mA  
mA  
mA  
W
4× interpolation; NCO on  
digital supply current  
(1.8 V)  
fo = 19 MHz; fs = 640 Msps;  
4× interpolation; NCO on  
I
361  
373  
48  
analog supply current fo = 19 MHz; fs = 640 Msps;  
(1.8 V)  
I
4× interpolation; NCO on  
digital supply current  
difference  
x/sin x function on;  
fs = 640 Msps  
I
Ptot  
total power dissipation fs = 640 Msps;  
4× interpolation; NCO off;  
C
0.75  
DAC Q off  
fs = 640 Msps;  
4× interpolation; NCO off  
C
C
C
C
-
-
-
-
1.20  
1.45  
1.29  
1.46  
-
-
-
-
W
W
W
W
fs = 640 Msps;  
4× interpolation; NCO on  
fs = 625 Msps;  
2× interpolation; NCO off  
fs = 625 Msps;  
2× interpolation; NCO on  
Power-down mode;  
fo = 19 MHz; fs = 640 Msps;  
4× interpolation; NCO on  
complete device;  
Power-down mode  
I
I
I
-
-
-
0.04  
0.58  
0.75  
-
-
-
W
W
W
DAC A and DAC B;  
Power-down mode  
DAC A and DAC B;  
Sleep mode  
Timing specifications  
td(startup)  
td(restart)  
tlock  
start-up delay time  
from full Power-down mode  
from Sleep mode  
D
D
D
-
-
-
20  
-
-
-
ms  
ns  
μs  
restart delay time  
300  
11  
[2]  
lock time  
maximum input rate  
Clock inputs (CLKINN, CLKINP)[3]  
Vi  
input voltage  
range: CLK+ or CLK−  
|Vgpd| < 50 mV[4]  
C
825  
-
1575  
mV  
DAC1008D650  
All information provided in this document is subject to legal disclaimers.  
© NXP B.V. 2010. All rights reserved.  
Preliminary data sheet  
Rev. 1 — 1 October 2010  
7 of 98  

与DAC1008D650相关器件

型号 品牌 描述 获取价格 数据表
DAC1008D650_1012 NXP Dual 10-bit DAC; up to 650 Msps; 2×, 4× or 8×

获取价格

DAC1008D650HN NXP Dual 10-bit DAC up to 650 Msps; 2×, 4× or 8×

获取价格

DAC1008D650HN IDT D/A Converter

获取价格

DAC1008D750 NXP Dual 10-bit DAC up to 750 Msps 2×, 4× or 8× i

获取价格

DAC1008D750_11 NXP Dual 10-bit DAC; up to 750 Msps; 2×, 4× or 8×

获取价格

DAC1008D750HN NXP Dual 10-bit DAC up to 750 Msps 2×, 4× or 8× i

获取价格