DA9220
High-Performance Dual-Channel DC-DC Converter
2
Pinout
Figure 4: DA9220 Pinout Diagram (Top View)
Table 1: Pin Description
Type
Drive
Reset
State
Pin No. Pin Name
Description
(Table 2) (mA)
Supply voltage for Buck1 power stage, decouple
with 10 µF and connect to same source as
AVDD
A1, B1
A2, B2
PVDD1
LX1
PWR
AIO
5000
5000
Switch node of Buck1, connect a 100 nH
inductor between LX1 and output capacitor
A3, B3
A4, B4
PGND1
PGND2
GND
GND
5000
5000
Buck1 power stage VSS rail
Buck2 power stage VSS rail
Switch node of Buck2, connect a 100 nH
inductor between LX2 and output capacitor
A5, B5
A6, B6
LX2
AIO
5000
5000
Supply voltage for Buck2 power stage, decouple
with 10 µF and connect to same source as
AVDD
PVDD2
PWR
C1
C2
SCL/GPIO3
SDA/GPIO4
DIO
DIO
15
15
I2C clock or general purpose I/O
I2C data or general purpose I/O
Powers up SW control interface and auxiliary
circuitry (for example, bandgap, oscillator, and
references).
C3
IC_EN
AI
10
C4
C5
C6
CONF/GPIO0 AI/DIO
10
10
10
Chip configuration or general purpose I/O
General purpose I/O
GPIO1
GPIO2
DIO
DIO
General purpose I/O
Buck1 negative node of differential voltage
feedback, connect to VSS at point of load
D1
D2
D3
FB1N
FB1P
AVDD
AI
10
10
10
Buck1 positive node of differential voltage
feedback, connect to VOUT1 at point of load
AI
Supply rail for analog control circuitry, decouple
with 1 µF and connect to same source as PVDD
PWR
Datasheet
Revision 2.1
17-Sep-2020
CFR0011-120-00
6 of 62
© 2020 Dialog Semiconductor