Datasheet > D1672-2

D1672-2

更新时间： 2022-04-23 23:00:11

品牌	Logo	应用领域
美信 - MAXIM		计数器
页数	文件大小	规格书
15页	515K
描述
I2C 32-Bit Binary Counter RTC

阅读下载

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

D1672-2 数据手册

DS1672

AC ELECTRICAL CHARACTERISTICS

(V_CC= 0V, T_A= -40°C to +85°C.)

PARAMETER

SYMBOL CONDITIONS

MIN

TYP

MAX UNITS NOTES

Fast mode

f_SCL

100

400

100

SCL Clock

kHz

Frequency

Standard mode

Bus Free Time

Between a STOP and

START Condition

Hold Time

Fast mode

t_BUF

1.3

4.7

0.6

µs

Standard mode

Fast mode

t_HD:STA

(Repeated) START

Condition

µs

Standard mode

4.0

1.3

4.7

Fast mode

Standard mode

LOW Period of SCL

t_LOW

Clock

Fast mode

t_HIGH

0.6

4.0

0.6

4.7

HIGH Period of SCL

Clock

Standard mode

Setup Time for a

Repeated START

Condition

Fast mode

t_SU:STA

µs

Standard mode

Fast mode

t_HD:DAT

0.9

Data Hold Time

7, 8

µs

Standard mode

100

250

Fast mode

Standard mode

Data Setup Time

t_SU:DAT

Rise Time of Both

SDA and SCL

Signals

Fall Time of Both

SDA and SCL

Signals

Fast mode

20 + 0.1C_B

300

1000

300

t_R

Standard mode

Fast mode

t_F

20 + 0.1C_B

Standard mode

300

Fast mode

t_SU:STO

0.6

4.0

Setup Time for STOP

Condition

µs

Standard mode

Capacitive Load for

Each Bus Line

I/O Capacitance

C_B

400

C_I/O

Note 6: After this period, the first clock pulse is generated.

Note 7: A device must internally provide a hold time of at least 300ns for the SDA signal (referenced to the V_IHMINof the SCL signal) in

order to bridge the undefined region of the falling edge of SCL.

Note 8:The maximum t_HD:DAThas only to be met if the device does not stretch the LOW period (t_LOW) of the SCL signal.

Note 9: A fast-mode device can be used in a standard-mode system, but the requirement t_SU:DAT≥ to 250ns must then be met. This will

automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW

period of the SCL signal, it must output the next data bit to the SDA line t_Rmax + t_SU:DAT= 1000 + 250 = 1250ns before the SCL

line is released.

Note 10: C_B–Total capacitance of one bus line in pF.

5 of 15

1 2 3 456 7 8...15

下载PDF

与D1672-2相关器件

型号	品牌	描述	获取价格	数据表
D1672-3	MAXIM	I2C 32-Bit Binary Counter RTC	获取价格
D167233	MAXIM	I2C 32-Bit Binary Counter RTC	获取价格
D1673C1B	ETC	Converter IC	获取价格
D1673C1C	ETC	Converter IC	获取价格
D1673C2B	ETC	Converter IC	获取价格
D1673C2C	ETC	Converter IC	获取价格