5秒后页面跳转
CYWB0220ABSX2-FDXIT PDF预览

CYWB0220ABSX2-FDXIT

更新时间: 2024-01-25 01:54:10
品牌 Logo 应用领域
赛普拉斯 - CYPRESS 存储控制器
页数 文件大小 规格书
78页 1534K
描述
West Bridge®: Astoria™ USB and Mass Storage Peripheral Controller

CYWB0220ABSX2-FDXIT 技术参数

是否Rohs认证: 符合生命周期:Active
包装说明:VFBGA,Reach Compliance Code:compliant
HTS代码:8542.31.00.01风险等级:5.65
JESD-30 代码:R-PBGA-B81JESD-609代码:e1
长度:3.91 mm湿度敏感等级:3
端子数量:81最高工作温度:85 °C
最低工作温度:-40 °C封装主体材料:PLASTIC/EPOXY
封装代码:VFBGA封装形状:RECTANGULAR
封装形式:GRID ARRAY, VERY THIN PROFILE, FINE PITCH峰值回流温度(摄氏度):260
座面最大高度:0.55 mm最大供电电压:1.9 V
最小供电电压:1.7 V标称供电电压:1.8 V
表面贴装:YES技术:CMOS
温度等级:INDUSTRIAL端子面层:Tin/Silver/Copper (Sn/Ag/Cu)
端子形式:BALL端子节距:0.4 mm
端子位置:BOTTOM处于峰值回流温度下的最长时间:30
宽度:3.907 mmuPs/uCs/外围集成电路类型:MICROPROCESSOR CIRCUIT
Base Number Matches:1

CYWB0220ABSX2-FDXIT 数据手册

 浏览型号CYWB0220ABSX2-FDXIT的Datasheet PDF文件第1页浏览型号CYWB0220ABSX2-FDXIT的Datasheet PDF文件第2页浏览型号CYWB0220ABSX2-FDXIT的Datasheet PDF文件第3页浏览型号CYWB0220ABSX2-FDXIT的Datasheet PDF文件第5页浏览型号CYWB0220ABSX2-FDXIT的Datasheet PDF文件第6页浏览型号CYWB0220ABSX2-FDXIT的Datasheet PDF文件第7页 
CYWB022XX Family  
The Astoria USB interface supports programmable  
CONTROL/BULK/INTERRUPT/ISOCHRONOUS endpoints.  
Dual SD/SDIO/MMC/CE-ATA Interface Mode  
The dual SD/SDIO/MMC/MMC+/CE-ATA interface mode  
configures the S-Port for up to two  
SD/SDIO/MMC/MMC+/CE-ATA port as shown in Figure 3. Each  
SD/SDIO/MMC/MMC+/CE-ATA port is independent and  
supports different SD, SDIO, MMC, MMC+, or CE-ATA devices.  
Astoria also has an integrated USB switch (see Figure 1) that  
allows interfacing to an external full speed USB PHY.  
Figure 1. U-Port With Switch and Control Block  
SWD+  
Figure 3. Dual SD/SDIO/MMC/CE-ATA Interface Mode  
UVALID  
USBALLO  
SWD-  
D+  
D-  
USB Switch  
and Control  
Block  
USB 2.0  
XCVR  
USB Port  
(U Port)  
Astoria  
S Port  
SD  
SDIO  
MMC  
SD  
SDIO  
MMC  
Mass Storage Support (S-Port)  
OR  
OR  
OR  
OR  
OR  
OR  
OR  
OR  
MMC+  
CE-ATA  
MMC+  
CE-ATA  
The S-Port is configurable in five different interface modes:  
Simultaneously supporting an SD/SDIO/MMC+/CE-ATA port  
and an GPIF  
Supporting two SD/SDIO/MMC+/CE-ATA ports  
Supporting SD/SDIO/MMC+/CE-ATA port and GPIO  
Supporting GPIF and GPIO  
SD/SDIO/MMC/CE-ATA and GPIO Interface  
Supporting GPIO  
The SD/SDIO/MMC/MMC+/CE-ATA and GPIO interface mode  
configures the S-Port to support SD/SDIO/MMC/MMC+/CE-ATA  
device and GPIOs as shown in Figure 4. Each GPIO is  
configured as either input or output independently. The  
processor accesses those GPIO through the P-Port driver’s API.  
These configurations are controlled by the 8051 firmware.  
S-Port Configuration Modes  
The S Port is configurable in six different interface modes:  
Figure 4. SD/SDIO/MMC/CE-ATA and GPIO Interface Mode  
GPIF and SD/SDIO/MMC/CE-ATA interface mode  
Dual SD/SDIO/MMC/CE-ATA interface mode  
SD/SDIO/MMC/CE-ATA and GPIO interlace mode  
GPIF and GPIO interface mode  
Astoria  
S Port  
SD  
SDIO  
GPIO interface mode  
GPIF and SD/SDIO/MMC/CE-ATA Interface Mode  
MMC  
OR  
MMC+  
CE-ATA  
GPIO  
This mode configures the S-Port into GPIF and  
SD/SDIO/MMC/MMC+/CE-ATA ports as shown in Figure 2. The  
SD/SDIO/MMC/MMC+/CE-ATA port supports either SD, SDIO,  
MMC, MMC+, or CE-ATA device.  
OR  
OR  
OR  
Figure 2. GPIF and SD/SDIO/MMC/CE-ATA Interface Mode  
Document Number: 001-13805 Rev. *M  
Page 4 of 78  

与CYWB0220ABSX2-FDXIT相关器件

型号 品牌 描述 获取价格 数据表
CYWB0224ABM CYPRESS West BridgeTM AstoriaTM

获取价格

CYWB0224ABM-BVXI CYPRESS West BridgeTM AstoriaTM

获取价格

CYWB0224ABM-BVXIES CYPRESS West Bridge®: Astoria™ USB and Mass Storag

获取价格

CYWB0224ABS CYPRESS West BridgeTM AstoriaTM

获取价格

CYWB0224ABS_09 CYPRESS West Bridge Astoria

获取价格

CYWB0224ABS-BBXI CYPRESS Microprocessor Circuit, CMOS, PBGA100, 11 X 11 MM, 1.40 MM HEIGHT, LEAD FREE, BGA-100

获取价格