CYP15G0201DXB
CYV15G0201DXB
CYW15G0201DXB
Pin Descriptions CYP(V)(W)15G0201DXB Dual HOTLink II Transceiver (continued)
Pin Name I/O Characteristics Signal Description
SCSEL
LVTTL Input,
Special Character Select. Used in some transmit modes along with TXCTx[1:0] to encode
synchronous,
special characters or to initiate a Word Sync Sequence. When the transmit paths are
internal pull-down, configured for independent inputs clocks (TXCKSEL = MID), SCSEL is captured relative to
sampled by
TXCLKA↑
TXCLKA↑.
or REFCLK↑ [3]
TXOPA
TXOPB
LVTTL Input,
Transmit Path Odd Parity. When parity checking is enabled (PARCTL ≠ LOW), the parity
captured at these inputs is XORed with the data on the associated transmit data TXDx bus
to verify the integrity of the captured character.
synchronous,
internal pull-up,
sampled by the
respectiveTXCLKx↑
or REFCLK↑ [3]
Transmit Path Clock and Clock Control
TXCKSEL
3-Level Select[4]
Static Control Input Register, of the transmit channel(s).
Transmit Clock Select. Selects the clock source, used to write data into the Transmit Input
When LOW, both Input Registers are clocked by REFCLK↑ [3]. When MID, TXCLKx↑ is used
as the Input Register clock for TXDx[7:0] and TXCTx[1:0]. When HIGH, TXCLKA↑ is used
to clock data into the Input Register of each channel.
When TXCKSEL = MID or HIGH (TXCLKx or TXCLKA selected to clock input register),
configuring TXRATE = HIGH (Half-rate REFCLK) is an invalid mode of operation.
TXRATE
LVTTL Input,
Transmit PLL Clock Rate Select. When TXRATE = HIGH, the Transmit PLL multiplies
Static Control input, REFCLK by 20 to generate the serial symbol-rate clock. When TXRATE = LOW, the transmit
internal pull-down
PLL multiples REFCLK by 10 to generate the serial symbol-rate clock. See Table 10 for a
list of operating serial rates.
When REFCLK is selected to clock the receive parallel interfaces (RXCKSEL = LOW), the
TXRATE input also determines if the clocks on the RXCLKA± and RXCLKC± outputs are
full or half-rate. When TXRATE = HIGH (REFCLK is half-rate), the RXCLKA± and RXCLKC±
output clocks are also half-rate clocks and follow the frequency and duty cycle of the
REFCLK input. When TXRATE = LOW (REFCLK is full-rate), the RXCLKA± and RXCLKC±
output clocks are full-rate clocks and follow the frequency and duty cycle of the REFCLK
input.
When TXCKSEL = MID or HIGH (TXCLKx or TXCLKA selected to clock input register),
configuring TXRATE = HIGH (Half-rate REFCLK) is an invalid mode of operation.
TXCLKO±
LVTTL Output
Transmit Clock Output. This true and complement output clock is synthesized by the
transmit PLL and operates synchronous to the internal transmit character clock. It operates
at either the same frequency as REFCLK (when TXRATE = LOW), or at twice the frequency
of REFCLK (when TXRATE = HIGH). This output clock has no direct phase relationship to
REFCLK.
TXCLKA
TXCLKB
LVTTL Clock Input, Transmit Path Input Clocks. These clocks must be frequency-coherent to TXCLKO±, but
internal pull-down
may be offset in phase. The internal operating phase of each input clock (relative to
REFLCK or TXCLKO±) is adjusted when TXRST = LOW and locked when TXRST = HIGH.
Transmit Path Mode Control
TXMODE[1:0] 3-Level Select[4]
Transmit Operating Mode. These inputs are interpreted to select one of nine operating
Static Control inputs modes of the transmit path. See Table 3 for a list of operating modes.
Receive Path Data Signals
RXDA[7:0]
LVTTL Output,
Parallel Data Output. These outputs change following the rising edge of the selected
RXDB[7:0]
synchronous to the receive interface clock.
selected RXCLKx↑
When the Decoder is enabled (DECMODE = HIGH or MID), these outputs represent either
output or
received data or special characters. The status of the received data is represented by the
values of RXSTx[2:0]. When the Decoder is bypassed (DECMODE = LOW), RXDx[7:0]
become the higher order bits of the 10-bit received character. See Table 16 for details.
REFCLK↑ [3] input
Note:
4. 3-Level select inputs are used for static configuration. They are ternary (not binary) inputs that make use of non-standard logic levels of LOW, MID, and HIGH.
The LOW level is usually implemented by direct connection to V (ground). The HIGH level is usually implemented by direct connection to V (power). When
SS
CC
not connected or allowed to float, a 3-Level select input will self-bias to the MID level.
Document #: 38-02058 Rev. *H
Page 7 of 46
5秒后页面跳转
一文带你了解ss8050参数、引脚配置、应用指南
深入解析AD7606高性能多通道模数转换器：资料手册参数分析
74HC573三态非易失锁存器(Latch)资料手册参数分析
MAX3232 RS-232电平转换器资料手册参数分析
微信公众号
抖音公众号
浙公网安备 33010502006866号 浙ICP备10014259号-119
营业执照ICP证
数据手册
如果您发现信息不准确，
