5秒后页面跳转
CYV15G0204RB PDF预览

CYV15G0204RB

更新时间: 2024-01-03 10:34:47
品牌 Logo 应用领域
赛普拉斯 - CYPRESS 时钟
页数 文件大小 规格书
24页 705K
描述
Independent Clock Dual HOTLink II⑩ Reclocking Deserializer

CYV15G0204RB 技术参数

是否无铅: 含铅是否Rohs认证: 不符合
生命周期:Active零件包装代码:BGA
包装说明:27 X 27 MM, 1.57 MM HEIGHT, TBGA-256针数:256
Reach Compliance Code:unknown风险等级:5.74
JESD-30 代码:S-PBGA-B256JESD-609代码:e0
长度:27 mm湿度敏感等级:NOT SPECIFIED
功能数量:1端子数量:256
最高工作温度:70 °C最低工作温度:
封装主体材料:PLASTIC/EPOXY封装代码:BGA
封装形状:SQUARE封装形式:GRID ARRAY
峰值回流温度(摄氏度):NOT SPECIFIED认证状态:COMMERCIAL
座面最大高度:1.745 mm标称供电电压:3.3 V
表面贴装:YES技术:BICMOS
电信集成电路类型:TELECOM CIRCUIT温度等级:COMMERCIAL
端子面层:TIN LEAD端子形式:BALL
端子节距:1.27 mm端子位置:BOTTOM
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:27 mm
Base Number Matches:1

CYV15G0204RB 数据手册

 浏览型号CYV15G0204RB的Datasheet PDF文件第2页浏览型号CYV15G0204RB的Datasheet PDF文件第3页浏览型号CYV15G0204RB的Datasheet PDF文件第4页浏览型号CYV15G0204RB的Datasheet PDF文件第5页浏览型号CYV15G0204RB的Datasheet PDF文件第6页浏览型号CYV15G0204RB的Datasheet PDF文件第7页 
CYV15G0204RB  
Independent Clock Dual HOTLink II™  
Reclocking Deserializer  
and SMPTE 259 video applications. It supports signaling rates  
in the range of 195 to 1500 Mbps per serial link. The two  
channels are independent and can simultaneously operate at  
different rates. Each receive channel accepts serial data and  
converts it to 10-bit parallel characters and presents these  
characters to an Output Register. The received serial data can  
also be reclocked and retransmitted through the reclocker  
serial outputs. Figure 1 illustrates typical connections between  
independent video co-processors and corresponding  
Features  
• Second-generation HOTLink® technology  
• Compliant to SMPTE 292M and SMPTE 259M video  
standards  
• Dual-channel video reclocking deserializer  
— 195- to 1500-Mbps serial data signaling rate  
— Simultaneous operation at different signaling rates  
CYV15G0204RB  
Reclocking  
Deserializer  
and  
• Supportsreceptionofeither1.485or1.485/1.001Gbpsdata  
rate with the same training clock  
CYV15G0203TB Serializer chips.  
The CYV15G0204RB satisfies the SMPTE-259M and  
SMPTE-292M compliance as per SMPTE EG34-1999 Patho-  
logical Test Requirements.  
• Supports half-rate and full-rate clocking  
• Internal phase-locked loops (PLLs) with no external PLL  
components  
As  
a
second-generation HOTLink device, the  
• Selectable differential PECL-compatible serial inputs  
— Internal DC-restoration  
CYV15G0204RB extends the HOTLink family with  
enhanced levels of integration and faster data rates,  
while maintaining serial-link compatibility (data and BIST)  
with other HOTLink devices.  
• Synchronous LVTTL parallel interface  
• JTAG boundary scan  
Each channel of the CYV15G0204RB Dual HOTLink II device  
accepts a serial bit-stream from one of two selectable  
PECL-compatible differential line receivers, and using a  
completely integrated Clock and Data Recovery PLL, recovers  
the timing information necessary for data reconstruction. The  
recovered bit-stream is reclocked and retransmitted through  
the reclocker serial outputs. Also, the recovered serial data is  
deserialized and presented to the destination host system.  
• Built-In Self-Test (BIST) for at-speed link testing  
• Link Quality Indicator  
— Analog signal detect  
— Digital signal detect  
• Low-power 2W @ 3.3V typical  
• Single 3.3V supply  
Each channel contains an independent BIST pattern checker.  
This BIST hardware allows at-speed testing of the high-speed  
serial data paths in each receive section of this device, each  
transmit section of a connected HOTLink II device, and across  
the interconnecting links.  
• Thermally enhanced BGA  
• Pb-Free package option available  
• 0.25μ BiCMOS technology  
Functional Description  
The CYV15G0204RB is ideal for SMPTE applications where  
different data rates and serial interface standards are  
necessary for each channel. Some applications include  
multi-format routers, switchers, format converters, SDI  
monitors, and camera control units.  
The CYV15G0204RB Independent Clock Dual HOTLink II™  
Deserializing Reclocker is a point-to-point or point-to-multi-  
point communications building block enabling transfer of data  
over a variety of high-speed serial links including SMPTE 292  
Figure 1. HOTLink II™ System Connections  
Reclocked  
Output  
10  
10  
Independent  
Channel  
Independent  
Channel  
CYV15G0204RB  
Serial Links  
CYV15G0203TB  
Serializer  
Reclocking Deserializer  
10  
10  
Reclocked  
Output  
Cypress Semiconductor Corporation  
Document #: 38-02103 Rev. *C  
198 Champion Court  
San Jose, CA 95134-1709  
408-943-2600  
Revised May 2, 2007  
[+] Feedback  

与CYV15G0204RB相关器件

型号 品牌 描述 获取价格 数据表
CYV15G0204RB_09 CYPRESS Independent Clock Dual HOTLink II Reclocking Deserializer

获取价格

CYV15G0204RB-BGC CYPRESS Independent Clock Dual HOTLink II⑩ Reclocking

获取价格

CYV15G0204RB-BGXC CYPRESS Independent Clock Dual HOTLink II⑩ Reclocking

获取价格

CYV15G0204TRB CYPRESS Independent Clock HOTLink II⑩ Dual Serializer

获取价格

CYV15G0204TRB-BGC CYPRESS Independent Clock HOTLink II⑩ Dual Serializer

获取价格

CYV15G0204TRB-BGXC CYPRESS Independent Clock HOTLink II⑩ Dual Serializer

获取价格