CYP15G0403DXB
Independent Clock Quad HOTLink II™
Transceiver
■ Per-channel Link Quality Indicator
❐ Analog signal detect
❐ Digital signal detect
Features
■ Second-generation HOTLink® technology
■ Compliant to multiple standards
■ Low-power 3W at 3.3V typical
❐ ESCON, DVB-ASI, Fibre Channel and Gigabit Ethernet
(IEEE802.3z)
■ Single 3.3V supply
❐ CPRI™ compliant
❐ 8B/10B coded data or 10 bit uncoded data
■ 256-ball thermally enhanced BGA
■ Pb-Free package option available
■ 0.25 BiCMOS technology
■ Quadchanneltransceiveroperatesfrom195to1500 MBaud
serial data rate
❐ Aggregate throughput of up to 12 Gbits/second
Functional Description
■ Second-generation HOTLink technology
The CYP15G0403DXB Independent Clock Quad
■ Truly independent channels
HOTLink II™ Transceiver is a point-to-point or point-to-multi-
point communications building block enabling transfer of data
over a variety of high-speed serial links like optical fiber,
balanced, and unbalanced copper transmission lines. The
signaling rate can be anywhere in the range of 195 to 1500
MBaud per serial link. Each channel operates independently
with its own reference clock allowing different rates. Each
transmit channel accepts parallel characters in an Input
Register, encodes each character for transport, and then
converts it to serial data. Each receive channel accepts serial
data and converts it to parallel data, decodes the data into
characters, and presents these characters to an Output
Register. Figure 1 on page 2 illustrates typical connections
between independent host systems and corresponding
CYP15G0403DXB chips
❐ Each channel can operate at a different signaling rate
❐ Each channel can transport a different type of data
■ Selectable input/output clocking options
■ Internal phase-locked loops (PLLs) with no external PLL
components
■ Dual differential PECL-compatible serial inputs per channel
■ Internal DC-restoration
■ Dual differential PECL-compatible serial outputs per channel
❐ Source matched for 50 transmission lines
❐ No external bias resistors required
❐ Signaling-rate controlled edge-rates
As a second-generation HOTLink device, the
■ MultiFrame™ Receive Framer provides alignment options
❐ Bit and byte alignment
❐ Comma or Full K28.5 detect
❐ Single or Multi-byte Framer for byte alignment
❐ Low-latency option
CYP15G0403DXB extends the HOTLink family with enhanced
levels of integration and faster data rates, while maintaining
serial-link compatibility (data, command, and BIST) with other
HOTLink devices. The transmit (TX) section of the
CYP15G0403DXB Quad HOTLink II consists of four
independent byte-wide channels. Each channel can accept
either 8-bit data characters or preencoded 10-bit transmission
characters. Data characters may be passed from the Transmit
Input Register to an integrated 8B/10B Encoder to improve
their serial transmission characteristics. These encoded
characters are then serialized and output from dual Positive
ECL (PECL) compatible differential transmission-line drivers
at a bit-rate of either 10 or 20 times the input reference clock
for that channel.
■ Synchronous LVTTL parallel interface
■ JTAG boundary scan
■ Built-In Self-Test (BIST) for at-speed link testing
■ Compatible with
❐ Fiber-optic modules
❐ Copper cables
❐ Circuit board traces
.
Cypress Semiconductor Corporation
Document #: 38-02065 Rev. *I
•
198 Champion Court
•
San Jose, CA 95134-1709
•
408-943-2600
Revised June 10, 2011
5秒后页面跳转
全球首块英伟达H200交付 黄仁勋“送货上门”
常用8脚开关电源芯片型号大全
74HC04芯片引脚图及功能、应用电路图讲解
CR6842芯片参数、引脚配置、应用电路图详解
微信公众号
抖音公众号
浙公网安备 33010502006866号 浙ICP备10014259号-119
营业执照ICP证
数据手册
如果您发现信息不准确，
