5秒后页面跳转
CYP15G0403DXB_07 PDF预览

CYP15G0403DXB_07

更新时间: 2022-04-23 23:00:11
品牌 Logo 应用领域
赛普拉斯 - CYPRESS 时钟
页数 文件大小 规格书
45页 1145K
描述
Independent Clock Quad HOTLink II⑩ Transceiver

CYP15G0403DXB_07 数据手册

 浏览型号CYP15G0403DXB_07的Datasheet PDF文件第1页浏览型号CYP15G0403DXB_07的Datasheet PDF文件第3页浏览型号CYP15G0403DXB_07的Datasheet PDF文件第4页浏览型号CYP15G0403DXB_07的Datasheet PDF文件第5页浏览型号CYP15G0403DXB_07的Datasheet PDF文件第6页浏览型号CYP15G0403DXB_07的Datasheet PDF文件第7页 
CYP15G0403DXB  
CYV15G0403DXB  
CYW15G0403DXB  
Figure 1. HOTLink II™ System Connections  
10  
10  
Serial Links  
10  
10  
10  
10  
10  
10  
10  
10  
10  
10  
Serial Links  
Independent  
CYP(V)(W)15G0403DXB  
Independent  
CYP(V)(W)15G0403DXB  
10  
10  
Serial Links  
10  
10  
Backplane or  
Cabled  
Connections  
Serial Links  
The receive (RX) section of the CYP(V)(W)15G0403DXB  
Quad HOTLink II consists of four independent byte-wide  
channels. Each channel accepts a serial bit-stream from one  
of two PECL-compatible differential line receivers, and using  
a completely integrated Clock and Data Recovery PLL,  
recovers the timing information necessary for data recon-  
struction. Each recovered bit-stream is deserialized and  
framed into characters, 8B/10B decoded, and checked for  
transmission errors. Recovered decoded characters are then  
written to an internal Elasticity Buffer, and presented to the  
destination host system.  
The parallel I/O interface may be configured for numerous  
forms of clocking to provide the highest flexibility in system  
architecture. In addition to clocking the transmit path with a  
local reference clock, the receive interface may also be  
configured to present data relative to a recovered clock or to a  
local reference clock.  
Each transmit and receive channel contains an independent  
BIST pattern generator and checker. This BIST hardware  
allows at-speed testing of the high-speed serial data paths in  
each transmit and receive section, and across the intercon-  
necting links.  
The integrated 8B/10B encoder/decoder may be bypassed for  
systems that present externally encoded or scrambled data at  
the parallel interface.  
The CYP(V)(W)15G0403DXB is ideal for port applications  
where different data rates and serial interface standards are  
necessary for each channel. Some applications include  
multi-protocol routers, aggregation equipment, and switches.  
Document #: 38-02065 Rev. *F  
Page 2 of 45  
[+] Feedback  

与CYP15G0403DXB_07相关器件

型号 品牌 描述 获取价格 数据表
CYP15G0403DXB_09 CYPRESS Independent Clock Quad HOTLink II Transceiver

获取价格

CYP15G0403DXB_11 CYPRESS Independent Clock Quad HOTLink II Transceiver Single 3.3V supply

获取价格

CYP15G0403DXB-BGC CYPRESS Independent Clock Quad HOTLink II⑩ Transceive

获取价格

CYP15G0403DXB-BGI CYPRESS Independent Clock Quad HOTLink II⑩ Transceive

获取价格

CYP15G0403DXB-BGXC CYPRESS Independent Clock Quad HOTLink II⑩ Transceive

获取价格

CYP15G0403DXB-BGXI CYPRESS Independent Clock Quad HOTLink II⑩ Transceive

获取价格