CYP15G0402DXB
CYV15G0402DXB
Pin Descriptions CYP(V)15G0402DXB Quad HOTLink II™ SERDES
Name I/O Characteristics Signal Description
Transmit Path Data Signals
TXPERA
TXPERB
TXPERC
TXPERD
LVTTL1 Output,
Transmit Path Parity Error. Active HIGH. Asserted (HIGH) if parity checking is enabled
changes relative to and a parity error is detected at the shifter. This output is HIGH for one transmit character
REFCLK↑[4]
clock period to indicate detection of a parity error in the character presented to the
shifter.
If a parity error is detected, the character in error is replaced with the 10-bit character,
1001111000, to force a corresponding bad-character detection at the remote end of the
link. This replacement takes place only when parity checking is enabled (PARCTL ≠
LOW).
When BIST is enabled for the specific transmit channel, BIST progress is presented on
these outputs. Once every 511 character times, the associated TXPERx signal will pulse
HIGH for one transmit-character clock period to indicate a complete pass through the
BIST sequence.
These outputs also provide indication of a transmit Phase-Align Buffer underflow or
overflow. When the transmit Phase-Align Buffers are enabled (TXCKSEL ≠ LOW, or
TXCKSEL = LOW and TXRATE = HIGH), if an underflow or overflow condition is
detected, TXPERx for the channel in error is asserted and remains asserted until either
an atomic Word Sync Sequence is transmitted or TXRST is sampled LOW to re-center
the transmit Phase-Align Buffers.
TXDA[9:0]
TXDB[9:0]
TXDC[9:0]
TXDD[9:0]
LVTTL Input,
Transmit Data Inputs. These inputs are captured on the rising edge of the transmit
synchronous,
interface clock as selected by TXCKSEL and passed to the transmit shifter.
sampled by the
respectiveTXCLKx↑
or REFCLK↑[4]
TXDx[9:0] specify the specific transmission character to be sent.
TXOPA
TXOPB
TXOPC
TXOPD
LVTTL Input,
Transmit Path Odd Parity. When parity checking is enabled (PARCTL ≠ LOW), the
ODD parity captured at these inputs is XORed with the bits on the associated TXDx bus
to verify the integrity of the captured character.
synchronous,
sampled by the
respectiveTXCLKx↑
or REFCLK↑[4]
Transmit Path Clock and Control
TXCLKO±
LVTTL Output
Transmit Clock Output. This true and complement clock is synthesized by the transmit
PLL and is synchronous to the internal transmit character clock. It has the same
frequency as REFCLK (when TXRATE = LOW), or twice the frequency of REFCLK
(when TXRATE = HIGH). This output clock has no direct phase relationship to REFCLK.
TXCKSEL
Three-level Select[5] Transmit Clock Select.
Static Control Input
Selects the clock source used to write data into the transmit Input Register of the
transmit channel(s)
When LOW, all four input registers are clocked by REFCLK↑.
When TXCKSEL is MID, TXCLKx↑ is used as the input register clock for the associated
TXDx[9:0] and TXOPx.
When HIGH, TXCLKA↑ is used to clock data into the Input Register for all channels.
When TXCKSEL = MID or HIGH (TXCLKx or TXCLKA selected to clock input register),
TXRATE = HIGH (Half-rate REFCLK) is an invalid mode of operation.
TXCLKA
TXCLKB
TXCLKC
TXCLKD
LVTTL Clock Input Transmit Path Input Clocks. These inputs are only used when TXCKSEL ≠ LOW.
asynchronous,
These clocks must be frequency-coherent to REFCLK, but may be offset in phase.
internal pull-up
The internal operating phase of each input clock (relative to REFLCK or TXCLKO±) is
adjusted when TXRST = LOW and locked when TXRST = HIGH.
Notes:
4. When REFCLK is configured for half-rate operation (TXRATE = HIGH), these inputs are sampled (or the outputs change) relative to both the rising and falling
edges of REFCLK
5. Three-level select inputs are used for static configuration. They are ternary (not binary) inputs that make use of non-standard logic levels of LOW, MID, and
HIGH. The LOW level is usually implemented by direct connection to V (ground). The HIGH level is usually implemented by direct connection to V . When
SS
CC
not connected or allowed to float, a three-level select input will self-bias to the MID level.
Document #: 38-02057 Rev. *G
Page 7 of 29
5秒后页面跳转
MAX6675资料手册参数详解、引脚配置说明
LM258引脚图及功能介绍、主要参数分析
CD4052资料手册参数详解、引脚配置说明
一文带你了解TPS5430资料手册分析：参数介绍、引脚配置说明
微信公众号
抖音公众号
浙公网安备 33010502006866号 浙ICP备10014259号-119
营业执照ICP证
技术参数
数据手册
如果您发现信息不准确，
